PentHertz
/
srsLTE
mirror of https://github.com/PentHertz/srsLTE.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
10,456 Commits 3 Branches 23 Tags 67 MiB
Commit Graph

68 Commits

Author SHA1 Message Date
Codebot 4d2b5b8eda Adding AGPL copyright to new files 2022-04-29 07:28:44 +00:00
Codebot a2cc847747 Merge branch 'next' into agpl_next 2021-06-20 23:12:20 +02:00
Xavier Arteaga d2a19c3043 SCH minimum number of iterations to 2 to reduce systematic false alarm probability 2021-06-15 12:44:21 +02:00
Codebot d9cb5d01ff Merge branch 'next' into agpl_next 2021-06-13 23:12:22 +02:00
Xavier Arteaga 49d857cd17 Refactored decode_tb function 2021-06-08 10:19:24 +02:00
Codebot 73a61b884e Merge branch 'next' into agpl_next 2021-06-06 23:12:31 +02:00
Xavier Arteaga dddb3ede71 Fix zero parity 2021-05-31 21:30:17 +02:00
Codebot c950209902 Merge branch 'next' into agpl_next 2021-04-29 11:46:34 +02:00
Xavier Arteaga 87cf3cf2e5 Fix coverity warnings under lib/src/phy/phch 2021-04-28 16:53:44 +02:00
Codebot 0a15eeb57a Adding AGPL copyright to new files 2021-04-22 10:59:40 +02:00
Codebot 24290dcae2 Adding AGPL copyright to new files 2021-03-28 23:12:42 +02:00
Codebot 4523ee6087 rename srsLTE to srsRAN 2021-03-21 21:47:01 +01:00
Xavier Arteaga 1e55d68b55 Removed set RNTI from API 2021-03-01 15:30:33 +01:00
faluco 9d15a44c73
Port lib/phy to srslog (#2298) 
* - Ported the channel class to srslog.
- Removed all newlines of log messages in lib/phy.

* Remove more newlines that use the C debug macros.
 2021-02-10 13:46:25 +01:00
Xavier Arteaga 31a637adae Fix UCI SCH threshold, cover PUSCH 64QAM, check UCI-ACK valid in PUSCH test 2020-12-12 15:59:26 +01:00
Andre Puschmann 07d2bc4fe8 change license header to agnostic version with hint to root LICENSE file 2020-12-12 15:59:25 +01:00
Ismael Gomez a4835dd2c8
More accurate MCS reduction when PUSCH carries UCI (#1630) 2020-08-25 22:30:35 +02:00
Xavier Arteaga fda1d040e7 SRSENB: implement PUSCH threshold for UCI bits 2020-07-27 16:44:15 +02:00
Xavier Arteaga 562590e595 Fix LGTM warnings 2020-04-22 18:01:43 +02:00
Xavier Arteaga 784bf81a1a Multiple fixes HARQ ACK/NACK feedback and CSI reporting for MIMO and CA 2020-04-10 15:58:25 +02:00
Xavier Arteaga 9a2b0b7cc7 Standard vector allocation uses vector library 2020-04-02 20:49:58 +02:00
Xavier Arteaga e832769ae6 Updated copyright 2020-03-16 11:26:06 +01:00
Xavier Arteaga 47cbbcbd57 Improve PUSCH UCI decoder 2020-03-06 13:58:49 +01:00
Xavier Arteaga f8294fb9df SRSUE: RRC measurements refactor and more fixes 2020-02-03 12:51:46 +01:00
Ismael Gomez 171e26ee68 Add checks more checks for UL grants 2020-01-24 10:40:39 +01:00
Xavier Arteaga dcb3bc0135 srsLTE: apply CLang Format in sch.c 2020-01-24 10:40:39 +01:00
Xavier Arteaga 905273b36a srsLTE: more memory corruption counter measures in ul_sch_encode 2020-01-24 10:40:39 +01:00
Xavier Arteaga 3b138b25c6 srsLTE: UL SCH Beta offset access fortification 2020-01-24 10:40:39 +01:00
Andre Puschmann 2e7a357226 expose UL-SCH interleaver to use in Sidelink 2020-01-14 21:23:43 +01:00
Pedro Alvarez c5979f59eb Clang format UE, eNB and lib (#850) 
* Clang-formated UE, eNB and lib.
* Fixed compiling errors from clang-format.
* Fix linking issues introduced by clang-format
* Fix poor formating in initializing arrays of arrays.
* Fix mistake in conflict resolution on rm_turbo.c
* Re-apply clang format to gtpc_ies.h
 2019-12-16 16:04:22 +01:00
Ismael Gomez 1d83bb08e2 Changes in ACK procedure to support CA. Tested 1 cell in SISO/MIMO 2019-10-14 11:20:35 +02:00
Andre Puschmann 4b01a2e4a0 update copyright notice 2019-04-29 09:20:02 +02:00
Ismael Gomez 7780b1aba5 add tdd/ca support 2019-04-25 20:57:58 +02:00
Andre Puschmann e328681343 add decode/encode when printing CB misconfig 2019-01-11 13:28:27 +01:00
yagoda 69dc16c4c8 changes to fix arm compilation 2018-11-27 14:27:59 +01:00
Ismael Gomez bc9d342959
New optimization on the PHY for both UE and eNodeB (#251) 
* New parallel Turbodecoder implementation in SSE/AVX 16-bit and 8-bit

* Optimised UL Interleaver

* Include TB CRC calculation in FEC encoder

* New threading priorities
 2018-09-04 17:51:35 +02:00
Xavier Arteaga a21db86a78 SCH Codeblock CRC is computed at same time than parity 0 2018-07-17 15:37:57 +02:00
Xavier Arteaga 92954c1aa4 Fixed UCI decoder defect in eNb. Improved PUSCH Unit Test. PUSCH CQI is printed like UE. 2018-07-03 17:29:22 +02:00
Ismael Gomez 384e0f8649 Fixed UL interleaver (missing SIMD deinterleaver) 2018-04-17 19:16:55 +02:00
Xavier Arteaga 2a69211f32 SCH does not terminate all codeblocks if one fail. Also, SCH does not decode blocks with CRC=OK 2018-03-01 14:01:36 +01:00
Xavier Arteaga 99ef760b6f More Coverity fixes 2018-01-31 16:49:14 +01:00
Xavier Arteaga 10fc1855d6 Fixed Coverity INFO/DEBUG messages with too many arguments and a few more 2018-01-31 12:43:48 +01:00
Xavier Arteaga de654cd344 Merge branch 'next' into enbmimo 2018-01-10 16:30:36 +01:00
Xavier Arteaga 7a840d9f59 Solved RI reporting bug and improved PUSCH log trace 2018-01-10 16:29:17 +01:00
Ismael Gomez ba807f1ef3 DLSCH error when CRC=0x0 2018-01-02 13:21:11 +01:00
Xavier Arteaga ec254a9971 Merge branch 'next' of https://github.com/softwareradiosystems/srsLTE into enbmimo 2017-12-15 10:01:38 +01:00
Ismael Gomez 142ee30029 Merge branch 'next_novolk' into next 2017-12-13 10:28:08 +01:00
Xavier Arteaga 721d15a8bb Solved PUSCH RI reporting bug 2017-11-17 10:43:29 +01:00
Xavier Arteaga e2a61af462 Added Aperiodic mode 3-1 in enb and some more optimizations 2017-11-16 14:48:03 +01:00
Xavier Arteaga 98969b2011 Implemented 3GPP 36.212 Tables 5.3.3.1.5-1 and 5.3.3.1.5-2 2017-10-31 12:19:35 +01:00