PentHertz
/
srsLTE
mirror of https://github.com/PentHertz/srsLTE.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
5,243 Commits 3 Branches 23 Tags 67 MiB
Commit Graph

5243 Commits

Author SHA1 Message Date
Xavier Arteaga 39bec9aab1 SRSLTE: fix RLC reordering and segment overlaping 2020-01-24 10:36:41 +01:00
Xavier Arteaga d3537fc340 srsLTE: expanded RLC stress test with the addition of multiple PDU per TTI in reverse order 2020-01-24 10:36:41 +01:00
Francisco Paisana 5ae3afd2b8 created cbit_ref for unpacking const buffers 2020-01-23 12:22:19 +00:00
Francisco Paisana 58e555e86c update all asn1 files 2020-01-23 12:22:19 +00:00
Francisco Paisana 5468189cd9 fix some variables' naming (e.g. x2_ap -> x2ap, e_rab -> erab) 2020-01-21 00:58:19 +00:00
Francisco Paisana 2a83eee0ee fix security key setup 2020-01-21 00:58:19 +00:00
Francisco Paisana 83758e4f55 fix integrity/ciphering bit setting 2020-01-21 00:58:19 +00:00
Francisco Paisana ee24b59924 converted s1ap to new s1ap asn1 lib. Cleaned up bitstring packing/unpacking and bitstring types 2020-01-21 00:58:19 +00:00
Francisco Paisana 25bb36cdc3 converted ho preparation to new s1ap asn1 lib. Extended s1ap test 2020-01-21 00:58:19 +00:00
Francisco Paisana 6d1172de71 converted enbstatustransfer and ulnastransport to the new s1ap asn1 lib 2020-01-21 00:58:19 +00:00
Francisco Paisana 40baed0b3e converted uecontextmodificationresponse, initial setup request, and s1setup request to the new s1ap asn1 lib 2020-01-21 00:58:19 +00:00
Francisco Paisana b1c5bf7185 reverse addrv4 packing in s1ap 2020-01-21 00:58:19 +00:00
Francisco Paisana a740fcb954 bug - wrong ue context release cmd 2020-01-21 00:58:19 +00:00
Francisco Paisana 3066b404ac fix integer ext asn1 generation 2020-01-21 00:58:19 +00:00
Francisco Paisana c87de9d889 added s1ap_asn1_test 2020-01-21 00:58:19 +00:00
Francisco Paisana b6c53d786b updated s1ap rrc interface with new asn1 lib types 2020-01-21 00:58:19 +00:00
Francisco Paisana 61b3e6b57e imported new s1ap asn1 lib 2020-01-21 00:58:19 +00:00
Andre Puschmann b43c531c15 adding CMW500 SLSS capture and enable PSBCH test 2020-01-14 21:23:43 +01:00
Andre Puschmann d98bc71057 fix PSBCH and use UL-SCH interleaver 2020-01-14 21:23:43 +01:00
Andre Puschmann 9012ca5faa fix PSBCH tests 2020-01-14 21:23:43 +01:00
Andre Puschmann 2e7a357226 expose UL-SCH interleaver to use in Sidelink 2020-01-14 21:23:43 +01:00
Andre Puschmann fef6893ce4 make user activity handling independent of system time 
this commit removes the getsystime() call from the activity handling.
it uses a single timer per UE to handle its activity.

three different timer values exist. one for the Msg3 reception. This
is like before and is quite low to quickly remove fake UEs from the
RRC. The second is a generic value (set to 1s for now) that covers
the entire UE configuration phase where multiple messages are sent
back and forth until the UE is fully set up and the default
bearer runs. From there on, the UE inactivity timer is used which
may be much bigger than 1s.
 2020-01-14 20:52:09 +01:00
Andre Puschmann e5ed6ac870 fix tiny memleak by not joining input thread 2020-01-14 20:52:09 +01:00
Andre Puschmann 13bc9196b0 fix uninit memory in metrics processing 2020-01-14 20:52:09 +01:00
Andre Puschmann b0bfc7956d use const& in metrics interface 2020-01-14 20:52:09 +01:00
Andre Puschmann 77522a6b69 add srsUE parameter to change netns before creating TUN in GW 2020-01-14 20:52:09 +01:00
yagoda 260648582e small formatting fix 2020-01-14 16:53:57 +01:00
yagoda fc1c506d1f refactoring TA command structure in UE 2020-01-14 16:53:57 +01:00
yagoda 2db90c5dd3 allowing TA CE commands in Msg4 2020-01-14 16:53:57 +01:00
Xavier Arteaga bca5d1a95a srsLTE: extend viterbi test 2020-01-13 16:20:31 +01:00
Andre Puschmann d045213fb9 fixing bug in RRC measurement when receiving periodic config 
in the UE conformance testing we've spotted an issue
where an event was evaluated even though the trigger type for
the report was periodic which caused an exception in RRC
 2020-01-08 17:34:06 +01:00
Francisco Paisana f280720564 this fix was detected by Syed in the mailing list 2020-01-08 13:45:26 +01:00
Francisco Paisana 182a721329 fix some integer printf potential warnings 2020-01-07 21:33:31 +01:00
Xavier Arteaga 8a666ee455 srsLTE: Increase UHD default sampling rate. Enables warning if USB2 is used. 2020-01-07 11:16:37 +01:00
Andre Puschmann be4ba504bd fix another bunch of uninit memory in tests, and one in srsENB 2020-01-07 11:12:34 +01:00
Andre Puschmann 0554064bf0 refactor NPBCH init, fix memset with zero length 2020-01-07 11:12:34 +01:00
Andre Puschmann 0394d21dd2 fix uninit memory in chest sl test when not test is executed 2020-01-07 11:12:34 +01:00
Andre Puschmann 369cde2989 add coverity badge 2020-01-07 11:12:34 +01:00
Andre Puschmann bc6aa1a166 fixing PDCP call in TTCN3 SS 
this fixes an issue introduced in 6ec573987a
 2020-01-07 11:05:20 +01:00
Andre Puschmann 4d9a092bb4 adding LGTM code quality badge 2020-01-02 23:25:06 +01:00
Andre Puschmann 06afe74bef add virtual dtor in sched_interface base class 2019-12-30 22:15:31 +01:00
Andre Puschmann e24d33562a disabling ue_phy_test temporarily 2019-12-30 00:16:59 +01:00
Andre Puschmann 6ec573987a remove default value for 'blocking' param from pdcp::write_sdu() 
there were two defaults and one was shadowing the other. This
commit removes both defaults and uses blocking-mode for RRC
calls to PDCP in the UE. The eNB write_sdu() uses the non-blocking
mode by default. We have to review the eNB's RRC perhaps and use blocking
there too and non-blocking only for data plane
 2019-12-29 23:45:37 +01:00
Andre Puschmann 8f419c035b fixing snprintf issue where return value was used for length calculation 2019-12-29 23:38:27 +01:00
Andre Puschmann 1155adf007 fixing printfs in asn1_utils 2019-12-29 23:37:49 +01:00
Andre Puschmann bf1982e28d bump version and add changelog for 19.12 2019-12-26 22:24:39 +01:00
Andre Puschmann 0bd493b567 call byte_buffer cleanup in two enb tests and fix typo 2019-12-26 22:06:34 +01:00
Andre Puschmann c54fa568be fixing typo in CMake for PHY DL test 2019-12-24 10:51:48 +01:00
Andre Puschmann 03512547f5 add test for Sidelink channel estimator 2019-12-23 23:08:32 +01:00
Xavier Arteaga 0912701cb0 srsLTE: sidelink minor corrections 2019-12-23 23:08:32 +01:00