mirror of https://github.com/PentHertz/srsLTE.git
115 lines
3.7 KiB
C++
115 lines
3.7 KiB
C++
/**
|
|
*
|
|
* \section COPYRIGHT
|
|
*
|
|
* Copyright 2013-2021 Software Radio Systems Limited
|
|
*
|
|
* By using this file, you agree to the terms and conditions set
|
|
* forth in the LICENSE file which can be found at the top level of
|
|
* the distribution.
|
|
*
|
|
*/
|
|
|
|
#ifndef SRSRAN_SCHED_NR_INTERFACE_H
|
|
#define SRSRAN_SCHED_NR_INTERFACE_H
|
|
|
|
#include "srsran/adt/bounded_bitset.h"
|
|
#include "srsran/adt/bounded_vector.h"
|
|
#include "srsran/adt/optional.h"
|
|
#include "srsran/adt/span.h"
|
|
#include "srsran/common/phy_cfg_nr.h"
|
|
#include "srsran/common/slot_point.h"
|
|
#include "srsran/interfaces/gnb_interfaces.h"
|
|
#include "srsran/phy/phch/dci_nr.h"
|
|
|
|
namespace srsenb {
|
|
|
|
const static size_t SCHED_NR_MAX_CARRIERS = 4;
|
|
const static uint16_t SCHED_NR_INVALID_RNTI = 0;
|
|
const static size_t SCHED_NR_MAX_NOF_RBGS = 18;
|
|
const static size_t SCHED_NR_MAX_TB = 1;
|
|
const static size_t SCHED_NR_MAX_HARQ = 16;
|
|
const static size_t SCHED_NR_MAX_BWP_PER_CELL = 2;
|
|
|
|
class sched_nr_interface
|
|
{
|
|
public:
|
|
static const size_t MAX_GRANTS = mac_interface_phy_nr::MAX_GRANTS;
|
|
|
|
///// Configuration /////
|
|
|
|
struct pdsch_td_res_alloc {
|
|
uint8_t k0 = 0; // 0..32
|
|
uint8_t k1 = 4; // 0..32
|
|
};
|
|
using pdsch_td_res_alloc_list = srsran::bounded_vector<pdsch_td_res_alloc, MAX_GRANTS>;
|
|
struct pusch_td_res_alloc {
|
|
uint8_t k2 = 4; // 0..32
|
|
};
|
|
using pusch_td_res_alloc_list = srsran::bounded_vector<pusch_td_res_alloc, MAX_GRANTS>;
|
|
|
|
struct bwp_cfg_t {
|
|
uint32_t start_rb = 0;
|
|
uint32_t rb_width = 100;
|
|
srsran_pdcch_cfg_nr_t pdcch = {};
|
|
srsran_sch_hl_cfg_nr_t pdsch = {};
|
|
srsran_sch_hl_cfg_nr_t pusch = {};
|
|
uint32_t rar_window_size = 3;
|
|
};
|
|
|
|
struct cell_cfg_t {
|
|
srsran_carrier_nr_t carrier = {};
|
|
srsran_tdd_config_nr_t tdd = {};
|
|
srsran::bounded_vector<bwp_cfg_t, SCHED_NR_MAX_BWP_PER_CELL> bwps{1}; // idx0 for BWP-common
|
|
};
|
|
|
|
struct sched_cfg_t {
|
|
bool pdsch_enabled = true;
|
|
bool pusch_enabled = true;
|
|
};
|
|
|
|
struct ue_cc_cfg_t {
|
|
bool active = false;
|
|
uint32_t cc = 0;
|
|
};
|
|
|
|
struct ue_cfg_t {
|
|
uint32_t maxharq_tx = 4;
|
|
int fixed_dl_mcs = -1;
|
|
int fixed_ul_mcs = -1;
|
|
srsran::bounded_vector<ue_cc_cfg_t, SCHED_NR_MAX_CARRIERS> carriers;
|
|
srsran::phy_cfg_nr_t phy_cfg = {};
|
|
};
|
|
|
|
////// RACH //////
|
|
|
|
struct dl_sched_rar_info_t {
|
|
uint32_t preamble_idx;
|
|
uint32_t ofdm_symbol_idx;
|
|
uint32_t freq_idx;
|
|
uint32_t ta_cmd;
|
|
uint16_t temp_crnti;
|
|
uint32_t msg3_size;
|
|
slot_point prach_slot;
|
|
};
|
|
|
|
///// Sched Result /////
|
|
|
|
using dl_sched_t = mac_interface_phy_nr::dl_sched_t;
|
|
using ul_sched_t = mac_interface_phy_nr::ul_sched_t;
|
|
|
|
virtual ~sched_nr_interface() = default;
|
|
virtual int cell_cfg(srsran::const_span<sched_nr_interface::cell_cfg_t> ue_cfg) = 0;
|
|
virtual void ue_cfg(uint16_t rnti, const ue_cfg_t& ue_cfg) = 0;
|
|
virtual int get_dl_sched(slot_point slot_rx, uint32_t cc, dl_sched_t& result) = 0;
|
|
virtual int get_ul_sched(slot_point slot_rx, uint32_t cc, ul_sched_t& result) = 0;
|
|
|
|
virtual void dl_ack_info(uint16_t rnti, uint32_t cc, uint32_t pid, uint32_t tb_idx, bool ack) = 0;
|
|
virtual void ul_crc_info(uint16_t rnti, uint32_t cc, uint32_t pid, bool crc) = 0;
|
|
virtual void ul_sr_info(slot_point, uint16_t rnti) = 0;
|
|
};
|
|
|
|
} // namespace srsenb
|
|
|
|
#endif // SRSRAN_SCHED_NR_INTERFACE_H
|