zecfoundation
/
zcash-fpga
mirror of https://github.com/ZcashFoundation/zcash-fpga.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Updates to reduce FF usage for bls12-381 core

This commit is contained in:
bsdevlin 2019-08-20 04:29:10 -04:00
parent 7220251fb2
commit 11bde6e1a8
3 changed files with 14 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
zcash_fpga/src/rtl/bls12_381/bls12_381_fe12_inv_wrapper.sv
View File

@ -189,8 +189,8 @@ resource_share # (
.DAT_BITS ( 2*$bits(FE_TYPE) ),
.CTL_BITS ( CTL_BITS ),
.OVR_WRT_BIT ( OVR_WRT_BIT + 8 ),
.PIPELINE_IN ( 1 ),
.PIPELINE_OUT ( 1 )
.PIPELINE_IN ( 0 ),
.PIPELINE_OUT ( 0 )
)
resource_share_fe_add (
.i_clk ( i_clk ),
@ -206,8 +206,8 @@ resource_share # (
.DAT_BITS ( 2*$bits(FE_TYPE) ),
.CTL_BITS ( CTL_BITS ),
.OVR_WRT_BIT ( OVR_WRT_BIT + 10 ),
.PIPELINE_IN ( 1 ),
.PIPELINE_OUT ( 1 )
.PIPELINE_IN ( 0 ),
.PIPELINE_OUT ( 0 )
)
resource_share_fe_sub (
.i_clk ( i_clk ),
@ -223,8 +223,8 @@ resource_share # (
.DAT_BITS ( $bits(FE_TYPE) ),
.CTL_BITS ( CTL_BITS ),
.OVR_WRT_BIT ( OVR_WRT_BIT + 11 ),
.PIPELINE_IN ( 1 ),
.PIPELINE_OUT ( 1 )
.PIPELINE_IN ( 0 ),
.PIPELINE_OUT ( 0 )
)
resource_share_fe_inv (
.i_clk ( i_clk ),
@ -240,8 +240,8 @@ resource_share # (
.DAT_BITS ( $bits(FE_TYPE) ),
.CTL_BITS ( CTL_BITS ),
.OVR_WRT_BIT ( OVR_WRT_BIT + 12 ),
.PIPELINE_IN ( 1 ),
.PIPELINE_OUT ( 1 )
.PIPELINE_IN ( 0 ),
.PIPELINE_OUT ( 0 )
)
resource_share_fe2_inv (
.i_clk ( i_clk ),

10
zcash_fpga/src/rtl/bls12_381/bls12_381_pairing_wrapper.sv
View File

@ -343,7 +343,7 @@ resource_share # (
.CTL_BITS ( CTL_BITS ),
.OVR_WRT_BIT ( OVR_WRT_BIT + 38 ), // 2 bits
.PIPELINE_IN ( 1 ),
.PIPELINE_OUT ( 1 )
.PIPELINE_OUT ( 0 )
)
resource_share_fe2_mul (
.i_clk ( i_clk ),
@ -360,7 +360,7 @@ resource_share # (
.CTL_BITS ( CTL_BITS ),
.OVR_WRT_BIT ( OVR_WRT_BIT + 38 ), // 2 bits
.PIPELINE_IN ( 1 ),
.PIPELINE_OUT ( 1 )
.PIPELINE_OUT ( 0 )
)
resource_share_fe6_mul (
.i_clk ( i_clk ),
@ -377,7 +377,7 @@ resource_share # (
.CTL_BITS ( CTL_BITS ),
.OVR_WRT_BIT ( OVR_WRT_BIT + 42 ), // 2 bits
.PIPELINE_IN ( 1 ),
.PIPELINE_OUT ( 1 )
.PIPELINE_OUT ( 0 )
)
resource_share_fe12_mul (
.i_clk ( i_clk ),
@ -394,7 +394,7 @@ resource_share # (
.CTL_BITS ( CTL_BITS ),
.OVR_WRT_BIT ( OVR_WRT_BIT + 46 ), // 2 bits
.PIPELINE_IN ( 1 ),
.PIPELINE_OUT ( 1 )
.PIPELINE_OUT ( 0 )
)
resource_share_fe2_mnr (
.i_clk ( i_clk ),
@ -411,7 +411,7 @@ resource_share # (
.CTL_BITS ( CTL_BITS ),
.OVR_WRT_BIT ( OVR_WRT_BIT + 48 ), // 2 bits
.PIPELINE_IN ( 1 ),
.PIPELINE_OUT ( 1 )
.PIPELINE_OUT ( 0 )
)
resource_share_fe6_mnr (
.i_clk ( i_clk ),

2
zcash_fpga/src/rtl/bls12_381/bls12_381_top.sv
View File

@ -314,7 +314,7 @@ resource_share # (
.CTL_BITS ( CTL_BITS ),
.OVR_WRT_BIT ( 120 ),
.PIPELINE_IN ( 1 ),
.PIPELINE_OUT ( 0 )
.PIPELINE_OUT ( 1 )
)
resource_share_mul (
.i_clk ( i_clk ),