Commit Graph

206 Commits

Author SHA1 Message Date
bsdevlin b94b2a7c5d Added 256 bit multiplier and testbenches 2019-03-18 16:05:55 -04:00
bsdevlin e1705a1d5b Update to control block and test bench 2019-03-17 10:49:16 -04:00
bsdevlin 571bfb2dc0 Updates to top control, secp256k1 core. 2019-03-17 00:31:12 -04:00
bsdevlin 051f3e68b5 Update to top level with interface and test bench 2019-03-12 23:48:28 -04:00
bsdevlin 069e52c84b Top level test bench 2019-03-12 15:10:42 -04:00
bsdevlin 56ad30d051 Updates to common IP 2019-03-12 15:10:18 -04:00
bsdevlin 2bee4f7513 Updates to top level 2019-03-12 15:09:53 -04:00
bsdevlin 86a8db4df3 Large update to new architecture and board files 2019-03-11 15:21:45 -04:00
bsdevlin 8128e982ee Large update for new architecture 2019-03-11 15:21:06 -04:00
bsdevlin c38f9cdb18 Delete blank line 2019-02-28 19:06:49 -05:00
bsdevlin 632f4397d0 Bugfix for signals not cleared properly 2019-02-28 19:04:11 -05:00
bsdevlin e08b46f30d Bugfix for SHA256 core 2019-02-28 18:33:03 -05:00
bsdevlin 2251338f1d Update for difficulty check 2019-02-28 18:32:48 -05:00
bsdevlin e8b6d4b19c Updates to SHA256 core and a difficulty module 2019-02-28 13:07:24 -05:00
bsdevlin 547a557a14 SHA256 core
First cut of SHA256 core
2019-02-27 19:45:00 -05:00
bsdevlin 1abb875397 Fix bug with fnd.
Fix bug with fnd signal not going high when adding hash entries
2019-02-27 19:44:40 -05:00
bsdevlin e94df14cda Added test for checking errors. 2019-02-26 17:35:47 -05:00
bsdevlin a10bb8df71 Verilog code for order check 2019-02-26 16:58:19 -05:00
bsdevlin 73c20415f8 Added equihash check for index ordering 2019-02-26 16:57:18 -05:00
bsdevlin 39892b7732 Added code for hash map and checking for duplicated index in the
equihash solution.
2019-02-25 21:41:50 -05:00
bsdevlin 3cc1446afc Updated equihash verifier code, is able to verify XOR == 0 and order of
0 bits increasing from left.

Need to check for unique index and certain ordering.
2019-02-22 15:55:25 -05:00
bsdevlin 9d7cdac233 Added test for personalization string 2019-02-22 15:54:04 -05:00
bsdevlin 149074bde6 Update files for Equihash solution checking 2019-02-21 16:15:15 -05:00
bsdevlin 8b853a7159 Updates to verfi module 2019-02-21 06:44:42 -05:00
bsdevlin c8f1c9223f Updates to testbench to fix bugs. 2019-02-20 17:16:13 -05:00
bsdevlin 7140da7da0 Rename binary block file 2019-02-20 17:15:45 -05:00
bsdevlin 033d31de09 Updating files for equihash verifier 2019-02-20 13:02:09 -05:00
bsdevlin cb39d92778 Update blake2b blocks and testbench. 2019-02-20 09:25:26 -05:00
bsdevlin 210f6837dc Add memory templates for Xilinx 2019-02-20 21:15:34 +08:00
bsdevlin 4cc2399d0f Updated Blake2b pipelined version so now it is passing the testbench. 2019-02-19 20:59:37 -05:00
bsdevlin 523c1c7388 Updates to FIFO and bug fix for unrolled pipe version of Blake2b 2019-02-19 19:28:13 -05:00
bsdevlin 05f5913fce Updates to files and testbenches for the equihash verif block. 2019-02-19 15:45:13 -05:00
bsdevlin 4b9ff85954
Merge pull request #3 from bsdevlin/blake2b
Blake2b
2019-02-19 09:39:26 -05:00
bsdevlin ada37ef413 Update fold name to verif 2019-02-19 09:36:28 -05:00
bsdevlin e437c8bd74 Update readme file 2019-02-19 09:32:24 -05:00
bsdevlin ca60668859 Parsing files 2019-02-19 09:31:46 -05:00
bsdevlin 3244deeaac Updates to naming of verif project, and extra blocks for testbench,
example block file.
2019-02-19 09:31:31 -05:00
bsdevlin 0d84ffd424 Add IP for an AXI interface fifo. Add the blake2b_pipe which is a high
performance version of blake2b pipeline unrolled.
2019-02-16 01:23:49 -05:00
bsdevlin ab3e37782e Update license 2019-02-15 01:58:34 -05:00
bsdevlin c8f0740129
Merge pull request #2 from bsdevlin/add-license-2
Create LICENSE
2019-02-15 01:24:56 -05:00
bsdevlin bd9677ebd6
Create LICENSE 2019-02-15 01:24:46 -05:00
bsdevlin 77c0b8bace
Delete LICENSE 2019-02-15 01:23:09 -05:00
bsdevlin f6c0c33d40
Merge pull request #1 from bsdevlin/add-license-1
Create LICENSE
2019-02-14 08:09:56 -05:00
bsdevlin 49a9eee523
Create LICENSE 2019-02-14 08:09:42 -05:00
bsdevlin 66aad005df Add script for generating project when synthesizing in Vivado 2019-02-13 17:14:15 -05:00
bsdevlin 70e1598c45 Bug updates, now working correctly for all test cases 2019-02-13 16:43:19 -05:00
bsdevlin 18c08450df Rename modules in files to blake2b 2019-02-13 15:27:13 -05:00
bsdevlin e86828b771 Correct name from blake2 -> blake2b 2019-02-13 15:24:46 -05:00
bsdevlin 1992538306 Update to blake2 core to work correctly with messages larger than 128
bytes, added testbench for checking this.
2019-02-13 15:23:22 -05:00
bsdevlin d391cbc992 Updates to testbench to include helper functions,
updated synthesis file to meet timing (200MHz)
2019-02-13 10:53:19 -05:00