e4bde7a1f9
|
||
|---|---|---|
| .. | ||
| Core | ||
| Movies_Pictures | ||
| README.md | ||
README.md
Quad-issue Superscalar RISCV
- Up to four instructions can be simultaneously issued and retired.
- ALU cores are combinational.
- Core can handle branches which occur in any of the four pipelines.
- Can also handle register dependancies in the pipeline.
** Very incomplete! Once it was able to issue multiple instructions and handle branches and register dependancies I got bored and moved on! :)
For questions email me at www.MicroCoreLabs.com