mirror of https://github.com/PentHertz/srsLTE.git
nr,sched: use coreset0_bw when calculating SIB freq domain allocation
This commit is contained in:
parent
91f47de3cc
commit
f699694538
|
@ -114,7 +114,8 @@ bool fill_dci_sib(prb_interval interv,
|
|||
dci.ctx.rnti_type = srsran_rnti_type_si;
|
||||
dci.ctx.rnti = SRSRAN_SIRNTI;
|
||||
dci.ctx.coreset_id = 0;
|
||||
dci.freq_domain_assigment = srsran_ra_nr_type1_riv(bwp_cfg.cfg.rb_width, interv.start(), interv.length());
|
||||
dci.freq_domain_assigment =
|
||||
srsran_ra_nr_type1_riv(srsran_coreset_get_bw(&bwp_cfg.cfg.pdcch.coreset[0]), interv.start(), interv.length());
|
||||
dci.time_domain_assigment = 0;
|
||||
dci.tpc = 1;
|
||||
dci.bwp_id = bwp_cfg.bwp_id;
|
||||
|
|
Loading…
Reference in New Issue