andreika-git
/
ChibiOS
mirror of https://github.com/andreika-git/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@7818 35acf78f-673a-0410-8e92-d51de3d6d3f4

This commit is contained in:
Giovanni Di Sirio 2015-03-27 10:38:28 +00:00
parent 3eb264f5b9
commit 1d8b2028ac
2 changed files with 12 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
os/rt/ports/ARM/chcore.h
View File

@ -267,6 +267,12 @@ struct context {
sizeof(struct port_extctx) + \ sizeof(struct port_extctx) + \
((size_t)(n)) + ((size_t)(PORT_INT_REQUIRED_STACK))) ((size_t)(n)) + ((size_t)(PORT_INT_REQUIRED_STACK)))
/**
* @brief Priority level verification macro.
* @todo Add the required parameters to armparams.h.
*/
#define PORT_IRQ_IS_VALID_PRIORITY(n) false
/** /**
* @brief IRQ prologue code. * @brief IRQ prologue code.
* @details This macro must be inserted at the start of all IRQ handlers * @details This macro must be inserted at the start of all IRQ handlers
@ -474,10 +480,10 @@ static inline void port_disable(void) {
__asm volatile ("bl _port_disable_thumb" : : : "r3", "lr", "memory"); __asm volatile ("bl _port_disable_thumb" : : : "r3", "lr", "memory");
#else #else
__asm volatile ("mrs r3, CPSR \n\t" __asm volatile ("mrs r3, CPSR \n\t"
"orr r3, #0x80 \n\t" "orr r3, #0x80 \n\t"
"msr CPSR_c, r3 \n\t" "msr CPSR_c, r3 \n\t"
"orr r3, #0x40 \n\t" "orr r3, #0x40 \n\t"
"msr CPSR_c, r3" : : : "r3", "memory"); "msr CPSR_c, r3" : : : "r3", "memory");
#endif #endif
} }

4
release_note.txt
View File

@ -14,7 +14,7 @@ What's new in RT 3.0
- Entirely static for enhanced safety. - Entirely static for enhanced safety.
- System data is now encapsulated in a single "ch" global structure for enhanced safety. - System data is now encapsulated in a single "ch" global structure for enhanced safety.
- System integrity check runtime functionality for enhanced safety. - System integrity check runtime functionality for enhanced safety.
- Tickless kernel mode helps implement ultra-low-power devices. - Tick-less kernel mode helps implement ultra-low-power devices.
- High Resolution Virtual Timers module allows to specify very short intervals. - High Resolution Virtual Timers module allows to specify very short intervals.
- High Resolution system time. - High Resolution system time.
- Clock-cycle accurate Time Measurement module. - Clock-cycle accurate Time Measurement module.
@ -45,7 +45,7 @@ New addition NIL 1.0
- Entirely static for enhanced safety. - Entirely static for enhanced safety.
- No linked lists anywhere in the code for enhanced safety. - No linked lists anywhere in the code for enhanced safety.
- System data is encapsulated in a single "nil" global structure for enhanced safety. - System data is encapsulated in a single "nil" global structure for enhanced safety.
- Tickless kernel mode helps implement ultra-low-power devices. - Tick-less kernel mode helps implement ultra-low-power devices.
- Ultra compact kernel, well below 1kB in its maximum configuration. - Ultra compact kernel, well below 1kB in its maximum configuration.
- Upward compatible with RT, it implements a subset of the RT API. - Upward compatible with RT, it implements a subset of the RT API.
- Reduced RAM usage, 20-28 bytes for task and just 4 bytes for a semaphore on 32 bits architectures, half of that on 8/16 bits architectures. - Reduced RAM usage, 20-28 bytes for task and just 4 bytes for a semaphore on 32 bits architectures, half of that on 8/16 bits architectures.