git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@7895 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
parent
b2ff27de70
commit
2ec316ae74
|
@ -44,13 +44,13 @@
|
||||||
#define STM32_CLOCK48_REQUIRED TRUE
|
#define STM32_CLOCK48_REQUIRED TRUE
|
||||||
#define STM32_SW STM32_SW_PLL
|
#define STM32_SW STM32_SW_PLL
|
||||||
#define STM32_PLLSRC STM32_PLLSRC_HSE
|
#define STM32_PLLSRC STM32_PLLSRC_HSE
|
||||||
#define STM32_PLLM_VALUE 8
|
#define STM32_PLLM_VALUE 8
|
||||||
#define STM32_PLLN_VALUE 336
|
#define STM32_PLLN_VALUE 336
|
||||||
#define STM32_PLLP_VALUE 2
|
#define STM32_PLLP_VALUE 4
|
||||||
#define STM32_PLLQ_VALUE 7
|
#define STM32_PLLQ_VALUE 7
|
||||||
#define STM32_HPRE STM32_HPRE_DIV1
|
#define STM32_HPRE STM32_HPRE_DIV1
|
||||||
#define STM32_PPRE1 STM32_PPRE1_DIV4
|
#define STM32_PPRE1 STM32_PPRE1_DIV2
|
||||||
#define STM32_PPRE2 STM32_PPRE2_DIV2
|
#define STM32_PPRE2 STM32_PPRE2_DIV1
|
||||||
#define STM32_RTCSEL STM32_RTCSEL_LSI
|
#define STM32_RTCSEL STM32_RTCSEL_LSI
|
||||||
#define STM32_RTCPRE_VALUE 8
|
#define STM32_RTCPRE_VALUE 8
|
||||||
#define STM32_MCO1SEL STM32_MCO1SEL_HSI
|
#define STM32_MCO1SEL STM32_MCO1SEL_HSI
|
||||||
|
@ -67,28 +67,12 @@
|
||||||
/*
|
/*
|
||||||
* ADC driver system settings.
|
* ADC driver system settings.
|
||||||
*/
|
*/
|
||||||
#define STM32_ADC_ADCPRE ADC_CCR_ADCPRE_DIV4
|
#define STM32_ADC_ADCPRE ADC_CCR_ADCPRE_DIV4
|
||||||
#define STM32_ADC_USE_ADC1 FALSE
|
#define STM32_ADC_USE_ADC1 FALSE
|
||||||
#define STM32_ADC_USE_ADC2 FALSE
|
|
||||||
#define STM32_ADC_USE_ADC3 FALSE
|
|
||||||
#define STM32_ADC_ADC1_DMA_STREAM STM32_DMA_STREAM_ID(2, 4)
|
#define STM32_ADC_ADC1_DMA_STREAM STM32_DMA_STREAM_ID(2, 4)
|
||||||
#define STM32_ADC_ADC2_DMA_STREAM STM32_DMA_STREAM_ID(2, 2)
|
|
||||||
#define STM32_ADC_ADC3_DMA_STREAM STM32_DMA_STREAM_ID(2, 1)
|
|
||||||
#define STM32_ADC_ADC1_DMA_PRIORITY 2
|
#define STM32_ADC_ADC1_DMA_PRIORITY 2
|
||||||
#define STM32_ADC_ADC2_DMA_PRIORITY 2
|
|
||||||
#define STM32_ADC_ADC3_DMA_PRIORITY 2
|
|
||||||
#define STM32_ADC_IRQ_PRIORITY 6
|
#define STM32_ADC_IRQ_PRIORITY 6
|
||||||
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 6
|
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 6
|
||||||
#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY 6
|
|
||||||
#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY 6
|
|
||||||
|
|
||||||
/*
|
|
||||||
* CAN driver system settings.
|
|
||||||
*/
|
|
||||||
#define STM32_CAN_USE_CAN1 FALSE
|
|
||||||
#define STM32_CAN_USE_CAN2 FALSE
|
|
||||||
#define STM32_CAN_CAN1_IRQ_PRIORITY 11
|
|
||||||
#define STM32_CAN_CAN2_IRQ_PRIORITY 11
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* EXT driver system settings.
|
* EXT driver system settings.
|
||||||
|
@ -101,12 +85,10 @@
|
||||||
#define STM32_EXT_EXTI5_9_IRQ_PRIORITY 6
|
#define STM32_EXT_EXTI5_9_IRQ_PRIORITY 6
|
||||||
#define STM32_EXT_EXTI10_15_IRQ_PRIORITY 6
|
#define STM32_EXT_EXTI10_15_IRQ_PRIORITY 6
|
||||||
#define STM32_EXT_EXTI16_IRQ_PRIORITY 6
|
#define STM32_EXT_EXTI16_IRQ_PRIORITY 6
|
||||||
#define STM32_EXT_EXTI17_IRQ_PRIORITY 15
|
#define STM32_EXT_EXTI17_IRQ_PRIORITY 6
|
||||||
#define STM32_EXT_EXTI18_IRQ_PRIORITY 6
|
#define STM32_EXT_EXTI18_IRQ_PRIORITY 6
|
||||||
#define STM32_EXT_EXTI19_IRQ_PRIORITY 6
|
#define STM32_EXT_EXTI21_IRQ_PRIORITY 6
|
||||||
#define STM32_EXT_EXTI20_IRQ_PRIORITY 6
|
#define STM32_EXT_EXTI22_IRQ_PRIORITY 6
|
||||||
#define STM32_EXT_EXTI21_IRQ_PRIORITY 15
|
|
||||||
#define STM32_EXT_EXTI22_IRQ_PRIORITY 15
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* GPT driver system settings.
|
* GPT driver system settings.
|
||||||
|
@ -116,25 +98,15 @@
|
||||||
#define STM32_GPT_USE_TIM3 FALSE
|
#define STM32_GPT_USE_TIM3 FALSE
|
||||||
#define STM32_GPT_USE_TIM4 FALSE
|
#define STM32_GPT_USE_TIM4 FALSE
|
||||||
#define STM32_GPT_USE_TIM5 FALSE
|
#define STM32_GPT_USE_TIM5 FALSE
|
||||||
#define STM32_GPT_USE_TIM6 FALSE
|
|
||||||
#define STM32_GPT_USE_TIM7 FALSE
|
|
||||||
#define STM32_GPT_USE_TIM8 FALSE
|
|
||||||
#define STM32_GPT_USE_TIM9 FALSE
|
#define STM32_GPT_USE_TIM9 FALSE
|
||||||
#define STM32_GPT_USE_TIM11 FALSE
|
#define STM32_GPT_USE_TIM11 FALSE
|
||||||
#define STM32_GPT_USE_TIM12 FALSE
|
|
||||||
#define STM32_GPT_USE_TIM14 FALSE
|
|
||||||
#define STM32_GPT_TIM1_IRQ_PRIORITY 7
|
#define STM32_GPT_TIM1_IRQ_PRIORITY 7
|
||||||
#define STM32_GPT_TIM2_IRQ_PRIORITY 7
|
#define STM32_GPT_TIM2_IRQ_PRIORITY 7
|
||||||
#define STM32_GPT_TIM3_IRQ_PRIORITY 7
|
#define STM32_GPT_TIM3_IRQ_PRIORITY 7
|
||||||
#define STM32_GPT_TIM4_IRQ_PRIORITY 7
|
#define STM32_GPT_TIM4_IRQ_PRIORITY 7
|
||||||
#define STM32_GPT_TIM5_IRQ_PRIORITY 7
|
#define STM32_GPT_TIM5_IRQ_PRIORITY 7
|
||||||
#define STM32_GPT_TIM6_IRQ_PRIORITY 7
|
|
||||||
#define STM32_GPT_TIM7_IRQ_PRIORITY 7
|
|
||||||
#define STM32_GPT_TIM8_IRQ_PRIORITY 7
|
|
||||||
#define STM32_GPT_TIM9_IRQ_PRIORITY 7
|
#define STM32_GPT_TIM9_IRQ_PRIORITY 7
|
||||||
#define STM32_GPT_TIM11_IRQ_PRIORITY 7
|
#define STM32_GPT_TIM11_IRQ_PRIORITY 7
|
||||||
#define STM32_GPT_TIM12_IRQ_PRIORITY 7
|
|
||||||
#define STM32_GPT_TIM14_IRQ_PRIORITY 7
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* I2C driver system settings.
|
* I2C driver system settings.
|
||||||
|
@ -165,27 +137,14 @@
|
||||||
#define STM32_ICU_USE_TIM3 FALSE
|
#define STM32_ICU_USE_TIM3 FALSE
|
||||||
#define STM32_ICU_USE_TIM4 FALSE
|
#define STM32_ICU_USE_TIM4 FALSE
|
||||||
#define STM32_ICU_USE_TIM5 FALSE
|
#define STM32_ICU_USE_TIM5 FALSE
|
||||||
#define STM32_ICU_USE_TIM8 FALSE
|
|
||||||
#define STM32_ICU_USE_TIM9 FALSE
|
#define STM32_ICU_USE_TIM9 FALSE
|
||||||
#define STM32_ICU_TIM1_IRQ_PRIORITY 7
|
#define STM32_ICU_TIM1_IRQ_PRIORITY 7
|
||||||
#define STM32_ICU_TIM2_IRQ_PRIORITY 7
|
#define STM32_ICU_TIM2_IRQ_PRIORITY 7
|
||||||
#define STM32_ICU_TIM3_IRQ_PRIORITY 7
|
#define STM32_ICU_TIM3_IRQ_PRIORITY 7
|
||||||
#define STM32_ICU_TIM4_IRQ_PRIORITY 7
|
#define STM32_ICU_TIM4_IRQ_PRIORITY 7
|
||||||
#define STM32_ICU_TIM5_IRQ_PRIORITY 7
|
#define STM32_ICU_TIM5_IRQ_PRIORITY 7
|
||||||
#define STM32_ICU_TIM8_IRQ_PRIORITY 7
|
|
||||||
#define STM32_ICU_TIM9_IRQ_PRIORITY 7
|
#define STM32_ICU_TIM9_IRQ_PRIORITY 7
|
||||||
|
|
||||||
/*
|
|
||||||
* MAC driver system settings.
|
|
||||||
*/
|
|
||||||
#define STM32_MAC_TRANSMIT_BUFFERS 2
|
|
||||||
#define STM32_MAC_RECEIVE_BUFFERS 4
|
|
||||||
#define STM32_MAC_BUFFERS_SIZE 1522
|
|
||||||
#define STM32_MAC_PHY_TIMEOUT 100
|
|
||||||
#define STM32_MAC_ETH1_CHANGE_PHY_STATE TRUE
|
|
||||||
#define STM32_MAC_ETH1_IRQ_PRIORITY 13
|
|
||||||
#define STM32_MAC_IP_CHECKSUM_OFFLOAD 0
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* PWM driver system settings.
|
* PWM driver system settings.
|
||||||
*/
|
*/
|
||||||
|
@ -195,41 +154,22 @@
|
||||||
#define STM32_PWM_USE_TIM3 FALSE
|
#define STM32_PWM_USE_TIM3 FALSE
|
||||||
#define STM32_PWM_USE_TIM4 FALSE
|
#define STM32_PWM_USE_TIM4 FALSE
|
||||||
#define STM32_PWM_USE_TIM5 FALSE
|
#define STM32_PWM_USE_TIM5 FALSE
|
||||||
#define STM32_PWM_USE_TIM8 FALSE
|
|
||||||
#define STM32_PWM_USE_TIM9 FALSE
|
#define STM32_PWM_USE_TIM9 FALSE
|
||||||
#define STM32_PWM_TIM1_IRQ_PRIORITY 7
|
#define STM32_PWM_TIM1_IRQ_PRIORITY 7
|
||||||
#define STM32_PWM_TIM2_IRQ_PRIORITY 7
|
#define STM32_PWM_TIM2_IRQ_PRIORITY 7
|
||||||
#define STM32_PWM_TIM3_IRQ_PRIORITY 7
|
#define STM32_PWM_TIM3_IRQ_PRIORITY 7
|
||||||
#define STM32_PWM_TIM4_IRQ_PRIORITY 7
|
#define STM32_PWM_TIM4_IRQ_PRIORITY 7
|
||||||
#define STM32_PWM_TIM5_IRQ_PRIORITY 7
|
#define STM32_PWM_TIM5_IRQ_PRIORITY 7
|
||||||
#define STM32_PWM_TIM8_IRQ_PRIORITY 7
|
|
||||||
#define STM32_PWM_TIM9_IRQ_PRIORITY 7
|
#define STM32_PWM_TIM9_IRQ_PRIORITY 7
|
||||||
|
|
||||||
/*
|
|
||||||
* SDC driver system settings.
|
|
||||||
*/
|
|
||||||
#define STM32_SDC_SDIO_DMA_PRIORITY 3
|
|
||||||
#define STM32_SDC_SDIO_IRQ_PRIORITY 9
|
|
||||||
#define STM32_SDC_WRITE_TIMEOUT_MS 250
|
|
||||||
#define STM32_SDC_READ_TIMEOUT_MS 25
|
|
||||||
#define STM32_SDC_CLOCK_ACTIVATION_DELAY 10
|
|
||||||
#define STM32_SDC_SDIO_UNALIGNED_SUPPORT TRUE
|
|
||||||
#define STM32_SDC_SDIO_DMA_STREAM STM32_DMA_STREAM_ID(2, 3)
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* SERIAL driver system settings.
|
* SERIAL driver system settings.
|
||||||
*/
|
*/
|
||||||
#define STM32_SERIAL_USE_USART1 FALSE
|
#define STM32_SERIAL_USE_USART1 FALSE
|
||||||
#define STM32_SERIAL_USE_USART2 TRUE
|
#define STM32_SERIAL_USE_USART2 TRUE
|
||||||
#define STM32_SERIAL_USE_USART3 FALSE
|
|
||||||
#define STM32_SERIAL_USE_UART4 FALSE
|
|
||||||
#define STM32_SERIAL_USE_UART5 FALSE
|
|
||||||
#define STM32_SERIAL_USE_USART6 FALSE
|
#define STM32_SERIAL_USE_USART6 FALSE
|
||||||
#define STM32_SERIAL_USART1_PRIORITY 12
|
#define STM32_SERIAL_USART1_PRIORITY 12
|
||||||
#define STM32_SERIAL_USART2_PRIORITY 12
|
#define STM32_SERIAL_USART2_PRIORITY 12
|
||||||
#define STM32_SERIAL_USART3_PRIORITY 12
|
|
||||||
#define STM32_SERIAL_UART4_PRIORITY 12
|
|
||||||
#define STM32_SERIAL_UART5_PRIORITY 12
|
|
||||||
#define STM32_SERIAL_USART6_PRIORITY 12
|
#define STM32_SERIAL_USART6_PRIORITY 12
|
||||||
|
|
||||||
/*
|
/*
|
||||||
|
@ -263,33 +203,18 @@
|
||||||
*/
|
*/
|
||||||
#define STM32_UART_USE_USART1 FALSE
|
#define STM32_UART_USE_USART1 FALSE
|
||||||
#define STM32_UART_USE_USART2 FALSE
|
#define STM32_UART_USE_USART2 FALSE
|
||||||
#define STM32_UART_USE_USART3 FALSE
|
|
||||||
#define STM32_UART_USE_UART4 FALSE
|
|
||||||
#define STM32_UART_USE_UART5 FALSE
|
|
||||||
#define STM32_UART_USE_USART6 FALSE
|
#define STM32_UART_USE_USART6 FALSE
|
||||||
#define STM32_UART_USART1_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 5)
|
#define STM32_UART_USART1_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 5)
|
||||||
#define STM32_UART_USART1_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7)
|
#define STM32_UART_USART1_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7)
|
||||||
#define STM32_UART_USART2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 5)
|
#define STM32_UART_USART2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 5)
|
||||||
#define STM32_UART_USART2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 6)
|
#define STM32_UART_USART2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 6)
|
||||||
#define STM32_UART_USART3_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 1)
|
|
||||||
#define STM32_UART_USART3_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 3)
|
|
||||||
#define STM32_UART_UART4_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 2)
|
|
||||||
#define STM32_UART_UART4_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4)
|
|
||||||
#define STM32_UART_UART5_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 0)
|
|
||||||
#define STM32_UART_UART5_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 7)
|
|
||||||
#define STM32_UART_USART6_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 2)
|
#define STM32_UART_USART6_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 2)
|
||||||
#define STM32_UART_USART6_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7)
|
#define STM32_UART_USART6_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7)
|
||||||
#define STM32_UART_USART1_IRQ_PRIORITY 12
|
#define STM32_UART_USART1_IRQ_PRIORITY 12
|
||||||
#define STM32_UART_USART2_IRQ_PRIORITY 12
|
#define STM32_UART_USART2_IRQ_PRIORITY 12
|
||||||
#define STM32_UART_USART3_IRQ_PRIORITY 12
|
|
||||||
#define STM32_UART_UART4_IRQ_PRIORITY 12
|
|
||||||
#define STM32_UART_UART5_IRQ_PRIORITY 12
|
|
||||||
#define STM32_UART_USART6_IRQ_PRIORITY 12
|
#define STM32_UART_USART6_IRQ_PRIORITY 12
|
||||||
#define STM32_UART_USART1_DMA_PRIORITY 0
|
#define STM32_UART_USART1_DMA_PRIORITY 0
|
||||||
#define STM32_UART_USART2_DMA_PRIORITY 0
|
#define STM32_UART_USART2_DMA_PRIORITY 0
|
||||||
#define STM32_UART_USART3_DMA_PRIORITY 0
|
|
||||||
#define STM32_UART_UART4_DMA_PRIORITY 0
|
|
||||||
#define STM32_UART_UART5_DMA_PRIORITY 0
|
|
||||||
#define STM32_UART_USART6_DMA_PRIORITY 0
|
#define STM32_UART_USART6_DMA_PRIORITY 0
|
||||||
#define STM32_UART_DMA_ERROR_HOOK(uartp) osalSysHalt("DMA failure")
|
#define STM32_UART_DMA_ERROR_HOOK(uartp) osalSysHalt("DMA failure")
|
||||||
|
|
||||||
|
@ -297,11 +222,8 @@
|
||||||
* USB driver system settings.
|
* USB driver system settings.
|
||||||
*/
|
*/
|
||||||
#define STM32_USB_USE_OTG1 FALSE
|
#define STM32_USB_USE_OTG1 FALSE
|
||||||
#define STM32_USB_USE_OTG2 FALSE
|
|
||||||
#define STM32_USB_OTG1_IRQ_PRIORITY 14
|
#define STM32_USB_OTG1_IRQ_PRIORITY 14
|
||||||
#define STM32_USB_OTG2_IRQ_PRIORITY 14
|
|
||||||
#define STM32_USB_OTG1_RX_FIFO_SIZE 512
|
#define STM32_USB_OTG1_RX_FIFO_SIZE 512
|
||||||
#define STM32_USB_OTG2_RX_FIFO_SIZE 1024
|
|
||||||
#define STM32_USB_OTG_THREAD_PRIO LOWPRIO
|
#define STM32_USB_OTG_THREAD_PRIO LOWPRIO
|
||||||
#define STM32_USB_OTG_THREAD_STACK_SIZE 128
|
#define STM32_USB_OTG_THREAD_STACK_SIZE 128
|
||||||
#define STM32_USB_OTGFIFO_FILL_BASEPRI 0
|
#define STM32_USB_OTGFIFO_FILL_BASEPRI 0
|
||||||
|
|
Loading…
Reference in New Issue