andreika-git
/
ChibiOS
mirror of https://github.com/andreika-git/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@15599 27425a3e-05d8-49a3-a47f-9c15f0e5edd8

This commit is contained in:
Giovanni Di Sirio 2022-04-24 09:16:30 +00:00
parent afc854a6c9
commit 38d1760ca9
2 changed files with 28 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
os/common/startup/ARMCMx/compilers/GCC/ld/STM32H723xG_ITCM64k_AXI_NC.ld
View File

@ -93,7 +93,7 @@ INCLUDE rules_stacks.ld
/*===========================================================================*/ /*===========================================================================*/
/* Custom sections for STM32H7xx. */ /* Custom sections for STM32H7xx. */
/* SRAM3 is assumed to be marked non-cacheable using MPU. */ /* 16k of AXI SRAM are assumed to be non-cacheable using MPU. */
/*===========================================================================*/ /*===========================================================================*/
/* RAM region to be used for nocache segment.*/ /* RAM region to be used for nocache segment.*/

32
os/common/startup/ARMCMx/compilers/GCC/ld/STM32H7A3xI_AXI_NC.ld
View File

@ -18,9 +18,9 @@
* STM32H7A3xI generic setup. * STM32H7A3xI generic setup.
* *
* AXI SRAM - BSS, Data, Heap. * AXI SRAM - BSS, Data, Heap.
* SRAM1+SRAM2 - None. * SRAM1 - None.
* SRAM3 - None. * SRAM2 - Used for non-cacheable DMA buffers.
* SRAM4 - None. * SRD-RAM - None.
* DTCM-RAM - Main Stack, Process Stack. * DTCM-RAM - Main Stack, Process Stack.
* ITCM-RAM - None. * ITCM-RAM - None.
* BCKP SRAM - None. * BCKP SRAM - None.
@ -37,8 +37,8 @@ MEMORY
flash7 (rx) : org = 0x00000000, len = 0 flash7 (rx) : org = 0x00000000, len = 0
ram0 (wx) : org = 0x24000000, len = 1M /* AXI SRAM */ ram0 (wx) : org = 0x24000000, len = 1M /* AXI SRAM */
ram1 (wx) : org = 0x30000000, len = 128k /* AHB SRAM1+SRAM2 */ ram1 (wx) : org = 0x30000000, len = 128k /* AHB SRAM1+SRAM2 */
ram2 (wx) : org = 0x30000000, len = 0k /* AHB SRAM1+SRAM2+SRAM3 */ ram2 (wx) : org = 0x30000000, len = 64k /* AHB SRAM1 */
ram3 (wx) : org = 0x30040000, len = 0k /* AHB SRAM3 */ ram3 (wx) : org = 0x30010000, len = 64k /* AHB SRAM2 */
ram4 (wx) : org = 0x38000000, len = 32k /* SRD_SRAM */ ram4 (wx) : org = 0x38000000, len = 32k /* SRD_SRAM */
ram5 (wx) : org = 0x20000000, len = 128k /* DTCM-RAM */ ram5 (wx) : org = 0x20000000, len = 128k /* DTCM-RAM */
ram6 (wx) : org = 0x00000000, len = 64k /* ITCM-RAM */ ram6 (wx) : org = 0x00000000, len = 64k /* ITCM-RAM */
@ -92,6 +92,28 @@ REGION_ALIAS("HEAP_RAM", ram0);
/* Stack rules inclusion.*/ /* Stack rules inclusion.*/
INCLUDE rules_stacks.ld INCLUDE rules_stacks.ld
/*===========================================================================*/
/* Custom sections for STM32H7xx. */
/* SRAM2 is assumed to be marked non-cacheable using MPU. */
/*===========================================================================*/
/* RAM region to be used for nocache segment.*/
REGION_ALIAS("NOCACHE_RAM", ram3);
SECTIONS
{
/* Special section for non cache-able areas.*/
.nocache (NOLOAD) : ALIGN(4)
{
__nocache_base__ = .;
*(.nocache)
*(.nocache.*)
*(.bss.__nocache_*)
. = ALIGN(4);
__nocache_end__ = .;
} > NOCACHE_RAM
}
/* Code rules inclusion.*/ /* Code rules inclusion.*/
INCLUDE rules_code.ld INCLUDE rules_code.ld