andreika-git
/
ChibiOS
mirror of https://github.com/andreika-git/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@3040 35acf78f-673a-0410-8e92-d51de3d6d3f4

This commit is contained in:
gdisirio 2011-06-11 10:18:39 +00:00
parent 6b5686560b
commit 4681b681f2
3 changed files with 268 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

57
os/ports/GCC/ARMCMx/STM32L1xx/cmparams.h Normal file
View File

@ -0,0 +1,57 @@
/*
ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
2011 Giovanni Di Sirio.
This file is part of ChibiOS/RT.
ChibiOS/RT is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
ChibiOS/RT is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
/**
* @file GCC/ARMCMx/STM32L1xx/cmparams.h
* @brief ARM Cortex-M3 parameters for the STM32L1xx.
*
* @defgroup ARMCMx_STM32L1xx STM32L1xx Specific Parameters
* @ingroup ARMCMx_SPECIFIC
* @details This file contains the Cortex-M3 specific parameters for the
* STM32L1xx platform.
* @{
*/
#ifndef _CMPARAMS_H_
#define _CMPARAMS_H_
/**
* @brief Cortex core model.
*/
#define CORTEX_MODEL CORTEX_M3
/**
* @brief Systick unit presence.
*/
#define CORTEX_HAS_ST TRUE
/**
* @brief Memory Protection unit presence.
*/
#define CORTEX_HAS_MPU TRUE
/**
* @brief Number of bits in priority masks.
*/
#define CORTEX_PRIORITY_BITS 4
#endif /* _CMPARAMS_H_ */
/** @} */

11
os/ports/GCC/ARMCMx/STM32L1xx/port.mk Normal file
View File

@ -0,0 +1,11 @@
# List of the ChibiOS/RT Cortex-M3 STM32L1xx port files.
PORTSRC = $(CHIBIOS)/os/ports/GCC/ARMCMx/crt0.c \
$(CHIBIOS)/os/ports/GCC/ARMCMx/STM32L1xx/vectors.c \
${CHIBIOS}/os/ports/GCC/ARMCMx/chcore.c \
${CHIBIOS}/os/ports/GCC/ARMCMx/chcore_v7m.c \
${CHIBIOS}/os/ports/GCC/ARMCMx/nvic.c
PORTASM =
PORTINC = ${CHIBIOS}/os/ports/GCC/ARMCMx \
${CHIBIOS}/os/ports/GCC/ARMCMx/STM32L1xx

200
os/ports/GCC/ARMCMx/STM32L1xx/vectors.c Normal file
View File

@ -0,0 +1,200 @@
/*
ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
2011 Giovanni Di Sirio.
This file is part of ChibiOS/RT.
ChibiOS/RT is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
ChibiOS/RT is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
/**
* @file GCC/ARMCMx/STM32L1xx/vectors.c
* @brief Interrupt vectors for the STM32 family.
*
* @defgroup ARMCMx_STM32L1xx_VECTORS STM32L1xx Interrupt Vectors
* @ingroup ARMCMx_SPECIFIC
* @details Interrupt vectors for the STM32L1xx family.
* @{
*/
#include "ch.h"
#if !defined(__DOXYGEN__)
extern void __ram_end__(void);
extern void ResetHandler(void);
extern void NMIVector(void);
extern void HardFaultVector(void);
extern void MemManageVector(void);
extern void BusFaultVector(void);
extern void UsageFaultVector(void);
extern void Vector1C(void);
extern void Vector20(void);
extern void Vector24(void);
extern void Vector28(void);
extern void SVCallVector(void);
extern void DebugMonitorVector(void);
extern void Vector34(void);
extern void PendSVVector(void);
extern void SysTickVector(void);
extern void Vector40(void);
extern void Vector44(void);
extern void Vector48(void);
extern void Vector4C(void);
extern void Vector50(void);
extern void Vector54(void);
extern void Vector58(void);
extern void Vector5C(void);
extern void Vector60(void);
extern void Vector64(void);
extern void Vector68(void);
extern void Vector6C(void);
extern void Vector70(void);
extern void Vector74(void);
extern void Vector78(void);
extern void Vector7C(void);
extern void Vector80(void);
extern void Vector84(void);
extern void Vector88(void);
extern void Vector8C(void);
extern void Vector90(void);
extern void Vector94(void);
extern void Vector98(void);
extern void Vector9C(void);
extern void VectorA0(void);
extern void VectorA4(void);
extern void VectorA8(void);
extern void VectorAC(void);
extern void VectorB0(void);
extern void VectorB4(void);
extern void VectorB8(void);
extern void VectorBC(void);
extern void VectorC0(void);
extern void VectorC4(void);
extern void VectorC8(void);
extern void VectorCC(void);
extern void VectorD0(void);
extern void VectorD4(void);
extern void VectorD8(void);
extern void VectorDC(void);
extern void VectorE0(void);
extern void VectorE4(void);
extern void VectorE8(void);
extern void VectorEC(void);
extern void VectorF0(void);
#endif /* !defined(__DOXYGEN__) */
/**
* @brief STM32L1xx vectors table.
*/
#if !defined(__DOXYGEN__)
__attribute__ ((section("vectors")))
#endif
void (*_vectors[])(void) = {
__ram_end__, ResetHandler, NMIVector, HardFaultVector,
MemManageVector, BusFaultVector, UsageFaultVector, Vector1C,
Vector20, Vector24, Vector28, SVCallVector,
DebugMonitorVector, Vector34, PendSVVector, SysTickVector,
Vector40, Vector44, Vector48, Vector4C,
Vector50, Vector54, Vector58, Vector5C,
Vector60, Vector64, Vector68, Vector6C,
Vector70, Vector74, Vector78, Vector7C,
Vector80, Vector84, Vector88, Vector8C,
Vector90, Vector94, Vector98, Vector9C,
VectorA0, VectorA4, VectorA8, VectorAC,
VectorB0, VectorB4, VectorB8, VectorBC,
VectorC0, VectorC4, VectorC8, VectorCC,
VectorD0, VectorD4, VectorD8, VectorDC,
VectorE0, VectorE4, VectorE8, VectorEC,
VectorF0
};
/**
* @brief Unhandled exceptions handler.
* @details Any undefined exception vector points to this function by default.
* This function simply stops the system into an infinite loop.
*
* @notapi
*/
#if !defined(__DOXYGEN__)
__attribute__ ((naked))
#endif
void _unhandled_exception(void) {
asm volatile (
".weak NMIVector \nNMIVector: \n\t"
".weak HardFaultVector \nHardFaultVector: \n\t"
".weak MemManageVector \nMemManageVector: \n\t"
".weak BusFaultVector \nBusFaultVector: \n\t"
".weak UsageFaultVector \nUsageFaultVector: \n\t"
".weak Vector1C \nVector1C: \n\t"
".weak Vector20 \nVector20: \n\t"
".weak Vector24 \nVector24: \n\t"
".weak Vector28 \nVector28: \n\t"
".weak SVCallVector \nSVCallVector: \n\t"
".weak DebugMonitorVector \nDebugMonitorVector: \n\t"
".weak Vector34 \nVector34: \n\t"
".weak PendSVVector \nPendSVVector: \n\t"
".weak SysTickVector \nSysTickVector: \n\t"
".weak Vector40 \nVector40: \n\t"
".weak Vector44 \nVector44: \n\t"
".weak Vector48 \nVector48: \n\t"
".weak Vector4C \nVector4C: \n\t"
".weak Vector50 \nVector50: \n\t"
".weak Vector54 \nVector54: \n\t"
".weak Vector58 \nVector58: \n\t"
".weak Vector5C \nVector5C: \n\t"
".weak Vector60 \nVector60: \n\t"
".weak Vector64 \nVector64: \n\t"
".weak Vector68 \nVector68: \n\t"
".weak Vector6C \nVector6C: \n\t"
".weak Vector70 \nVector70: \n\t"
".weak Vector74 \nVector74: \n\t"
".weak Vector78 \nVector78: \n\t"
".weak Vector7C \nVector7C: \n\t"
".weak Vector80 \nVector80: \n\t"
".weak Vector84 \nVector84: \n\t"
".weak Vector88 \nVector88: \n\t"
".weak Vector8C \nVector8C: \n\t"
".weak Vector90 \nVector90: \n\t"
".weak Vector94 \nVector94: \n\t"
".weak Vector98 \nVector98: \n\t"
".weak Vector9C \nVector9C: \n\t"
".weak VectorA0 \nVectorA0: \n\t"
".weak VectorA4 \nVectorA4: \n\t"
".weak VectorA8 \nVectorA8: \n\t"
".weak VectorAC \nVectorAC: \n\t"
".weak VectorB0 \nVectorB0: \n\t"
".weak VectorB4 \nVectorB4: \n\t"
".weak VectorB8 \nVectorB8: \n\t"
".weak VectorBC \nVectorBC: \n\t"
".weak VectorC0 \nVectorC0: \n\t"
".weak VectorC4 \nVectorC4: \n\t"
".weak VectorC8 \nVectorC8: \n\t"
".weak VectorCC \nVectorCC: \n\t"
".weak VectorD0 \nVectorD0: \n\t"
".weak VectorD4 \nVectorD4: \n\t"
".weak VectorD8 \nVectorD8: \n\t"
".weak VectorDC \nVectorDC: \n\t"
".weak VectorE0 \nVectorE0: \n\t"
".weak VectorE4 \nVectorE4: \n\t"
".weak VectorE8 \nVectorE8: \n\t"
".weak VectorEC \nVectorEC: \n\t"
".weak VectorF0 \nVectorF0: \n\t"
);
while (TRUE)
;
}
/** @} */