Fixed obsolete mcuconf.h.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@10239 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
parent
0a49740640
commit
46c3ad6c27
|
@ -18,7 +18,7 @@
|
||||||
#define MCUCONF_H
|
#define MCUCONF_H
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* STM32F4xx drivers configuration.
|
* STM32F7xx drivers configuration.
|
||||||
* The following settings override the default settings present in
|
* The following settings override the default settings present in
|
||||||
* the various device driver implementation headers.
|
* the various device driver implementation headers.
|
||||||
* Note that the settings for each driver only have effect if the whole
|
* Note that the settings for each driver only have effect if the whole
|
||||||
|
@ -60,7 +60,7 @@
|
||||||
#define STM32_MCO1PRE STM32_MCO1PRE_DIV1
|
#define STM32_MCO1PRE STM32_MCO1PRE_DIV1
|
||||||
#define STM32_MCO2SEL STM32_MCO2SEL_SYSCLK
|
#define STM32_MCO2SEL STM32_MCO2SEL_SYSCLK
|
||||||
#define STM32_MCO2PRE STM32_MCO2PRE_DIV4
|
#define STM32_MCO2PRE STM32_MCO2PRE_DIV4
|
||||||
#define STM32_I2SSRC STM32_I2SSRC_PLLI2S
|
#define STM32_I2SSRC STM32_I2SSRC_OFF
|
||||||
#define STM32_PLLI2SN_VALUE 192
|
#define STM32_PLLI2SN_VALUE 192
|
||||||
#define STM32_PLLI2SP_VALUE 4
|
#define STM32_PLLI2SP_VALUE 4
|
||||||
#define STM32_PLLI2SQ_VALUE 4
|
#define STM32_PLLI2SQ_VALUE 4
|
||||||
|
@ -69,9 +69,11 @@
|
||||||
#define STM32_PLLSAIP_VALUE 4
|
#define STM32_PLLSAIP_VALUE 4
|
||||||
#define STM32_PLLSAIQ_VALUE 4
|
#define STM32_PLLSAIQ_VALUE 4
|
||||||
#define STM32_PLLSAIR_VALUE 4
|
#define STM32_PLLSAIR_VALUE 4
|
||||||
#define STM32_PLLSAIDIVR STM32_PLLSAIDIVR_OFF
|
#define STM32_PLLSAIDIVQ_VALUE 2
|
||||||
|
#define STM32_PLLSAIDIVR_VALUE 4
|
||||||
#define STM32_SAI1SEL STM32_SAI1SEL_OFF
|
#define STM32_SAI1SEL STM32_SAI1SEL_OFF
|
||||||
#define STM32_SAI2SEL STM32_SAI2SEL_OFF
|
#define STM32_SAI2SEL STM32_SAI2SEL_OFF
|
||||||
|
#define STM32_LCDTFT_REQUIRED TRUE
|
||||||
#define STM32_USART1SEL STM32_USART1SEL_PCLK2
|
#define STM32_USART1SEL STM32_USART1SEL_PCLK2
|
||||||
#define STM32_USART2SEL STM32_USART2SEL_PCLK1
|
#define STM32_USART2SEL STM32_USART2SEL_PCLK1
|
||||||
#define STM32_USART3SEL STM32_USART3SEL_PCLK1
|
#define STM32_USART3SEL STM32_USART3SEL_PCLK1
|
||||||
|
@ -113,8 +115,10 @@
|
||||||
*/
|
*/
|
||||||
#define STM32_CAN_USE_CAN1 FALSE
|
#define STM32_CAN_USE_CAN1 FALSE
|
||||||
#define STM32_CAN_USE_CAN2 FALSE
|
#define STM32_CAN_USE_CAN2 FALSE
|
||||||
|
#define STM32_CAN_USE_CAN3 FALSE
|
||||||
#define STM32_CAN_CAN1_IRQ_PRIORITY 11
|
#define STM32_CAN_CAN1_IRQ_PRIORITY 11
|
||||||
#define STM32_CAN_CAN2_IRQ_PRIORITY 11
|
#define STM32_CAN_CAN2_IRQ_PRIORITY 11
|
||||||
|
#define STM32_CAN_CAN3_IRQ_PRIORITY 11
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* DAC driver system settings.
|
* DAC driver system settings.
|
||||||
|
|
Loading…
Reference in New Issue