Adjusted Keil and IAR projects.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@6135 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
parent
857115486c
commit
4c73205349
|
@ -304,6 +304,7 @@
|
|||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\DMAv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\GPIOv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\SPIv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\TIMv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\USARTv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\USBv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32F1xx</state>
|
||||
|
@ -1227,6 +1228,7 @@
|
|||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\DMAv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\GPIOv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\SPIv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\TIMv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\USARTv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\USBv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32F1xx</state>
|
||||
|
|
|
@ -346,7 +346,7 @@
|
|||
<MiscControls></MiscControls>
|
||||
<Define>__heap_base__=Image$$RW_IRAM1$$ZI$$Limit __heap_end__=Image$$RW_IRAM2$$Base</Define>
|
||||
<Undefine></Undefine>
|
||||
<IncludePath>..\;..\..\..\os\kernel\include;..\..\..\os\ports\common\ARMCMx;..\..\..\os\ports\common\ARMCMx\CMSIS\include;..\..\..\os\ports\RVCT\ARMCMx;..\..\..\os\ports\RVCT\ARMCMx\STM32F1xx;..\..\..\os\hal\include;..\..\..\os\hal\platforms\STM32;..\..\..\os\hal\platforms\STM32\GPIOv1;..\..\..\os\hal\platforms\STM32\DMAv1;..\..\..\os\hal\platforms\STM32\SPIv1;..\..\..\os\hal\platforms\STM32\USARTv1;..\..\..\os\hal\platforms\STM32\USBv1;..\..\..\os\hal\platforms\STM32F1xx;..\..\..\boards\ST_STM32VL_DISCOVERY;..\..\..\test</IncludePath>
|
||||
<IncludePath>..\;..\..\..\os\kernel\include;..\..\..\os\ports\common\ARMCMx;..\..\..\os\ports\common\ARMCMx\CMSIS\include;..\..\..\os\ports\RVCT\ARMCMx;..\..\..\os\ports\RVCT\ARMCMx\STM32F1xx;..\..\..\os\hal\include;..\..\..\os\hal\platforms\STM32;..\..\..\os\hal\platforms\STM32\GPIOv1;..\..\..\os\hal\platforms\STM32\DMAv1;..\..\..\os\hal\platforms\STM32\SPIv1;..\..\..\os\hal\platforms\STM32\TIMv1;..\..\..\os\hal\platforms\STM32\USARTv1;..\..\..\os\hal\platforms\STM32\USBv1;..\..\..\os\hal\platforms\STM32F1xx;..\..\..\boards\ST_STM32VL_DISCOVERY;..\..\..\test</IncludePath>
|
||||
</VariousControls>
|
||||
</Cads>
|
||||
<Aads>
|
||||
|
|
|
@ -304,6 +304,7 @@
|
|||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\DMAv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\GPIOv2</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\SPIv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\TIMv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\USARTv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\USBv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32L1xx</state>
|
||||
|
@ -1227,6 +1228,7 @@
|
|||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\DMAv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\GPIOv2</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\SPIv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\TIMv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\USARTv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\USBv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32L1xx</state>
|
||||
|
|
|
@ -346,7 +346,7 @@
|
|||
<MiscControls></MiscControls>
|
||||
<Define>__heap_base__=Image$$RW_IRAM1$$ZI$$Limit __heap_end__=Image$$RW_IRAM2$$Base</Define>
|
||||
<Undefine></Undefine>
|
||||
<IncludePath>..\;..\..\..\os\kernel\include;..\..\..\os\ports\common\ARMCMx;..\..\..\os\ports\common\ARMCMx\CMSIS\include;..\..\..\os\ports\RVCT\ARMCMx;..\..\..\os\ports\RVCT\ARMCMx\STM32L1xx;..\..\..\os\hal\include;..\..\..\os\hal\platforms\STM32;..\..\..\os\hal\platforms\STM32\GPIOv2;..\..\..\os\hal\platforms\STM32\SPIv1;..\..\..\os\hal\platforms\STM32\USARTv1;..\..\..\os\hal\platforms\STM32L1xx;..\..\..\boards\ST_STM32L_DISCOVERY;..\..\..\test</IncludePath>
|
||||
<IncludePath>..\;..\..\..\os\kernel\include;..\..\..\os\ports\common\ARMCMx;..\..\..\os\ports\common\ARMCMx\CMSIS\include;..\..\..\os\ports\RVCT\ARMCMx;..\..\..\os\ports\RVCT\ARMCMx\STM32L1xx;..\..\..\os\hal\include;..\..\..\os\hal\platforms\STM32;..\..\..\os\hal\platforms\STM32\GPIOv2;..\..\..\os\hal\platforms\STM32\SPIv1;..\..\..\os\hal\platforms\STM32\TIMv1;..\..\..\os\hal\platforms\STM32\USARTv1;..\..\..\os\hal\platforms\STM32L1xx;..\..\..\boards\ST_STM32L_DISCOVERY;..\..\..\test</IncludePath>
|
||||
</VariousControls>
|
||||
</Cads>
|
||||
<Aads>
|
||||
|
|
|
@ -304,6 +304,7 @@
|
|||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\DMAv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\GPIOv2</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\SPIv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\TIMv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\USARTv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32F4xx</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\various</state>
|
||||
|
@ -1229,6 +1230,7 @@
|
|||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\DMAv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\GPIOv2</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\SPIv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\TIMv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32\USARTv1</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\hal\platforms\STM32F4xx</state>
|
||||
<state>$PROJ_DIR$\..\..\..\os\various</state>
|
||||
|
|
|
@ -346,7 +346,7 @@
|
|||
<MiscControls></MiscControls>
|
||||
<Define>__heap_base__=Image$$RW_IRAM1$$ZI$$Limit __heap_end__=Image$$RW_IRAM2$$Base</Define>
|
||||
<Undefine></Undefine>
|
||||
<IncludePath>..\;..\..\..\os\kernel\include;..\..\..\os\ports\common\ARMCMx;..\..\..\os\ports\common\ARMCMx\CMSIS\include;..\..\..\os\ports\RVCT\ARMCMx;..\..\..\os\ports\RVCT\ARMCMx\STM32F4xx;..\..\..\os\hal\include;..\..\..\os\hal\platforms\STM32;..\..\..\os\hal\platforms\STM32\GPIOv2;..\..\..\os\hal\platforms\STM32\SPIv1;..\..\..\os\hal\platforms\STM32\USARTv1;..\..\..\os\hal\platforms\STM32F4xx;..\..\..\os\various;..\..\..\os\various\devices_lib\accel;..\..\..\boards\ST_STM32F4_DISCOVERY;..\..\..\test</IncludePath>
|
||||
<IncludePath>..\;..\..\..\os\kernel\include;..\..\..\os\ports\common\ARMCMx;..\..\..\os\ports\common\ARMCMx\CMSIS\include;..\..\..\os\ports\RVCT\ARMCMx;..\..\..\os\ports\RVCT\ARMCMx\STM32F4xx;..\..\..\os\hal\include;..\..\..\os\hal\platforms\STM32;..\..\..\os\hal\platforms\STM32\GPIOv2;..\..\..\os\hal\platforms\STM32\SPIv1;..\..\..\os\hal\platforms\STM32\TIMv1;..\..\..\os\hal\platforms\STM32\USARTv1;..\..\..\os\hal\platforms\STM32F4xx;..\..\..\os\various;..\..\..\os\various\devices_lib\accel;..\..\..\boards\ST_STM32F4_DISCOVERY;..\..\..\test</IncludePath>
|
||||
</VariousControls>
|
||||
</Cads>
|
||||
<Aads>
|
||||
|
|
Loading…
Reference in New Issue