FPU settings for Cortex-M7, requires GCC 4.9 minimum.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@9669 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
parent
12c3d9e416
commit
5895b0f2a0
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-sp-d16 -fsingle-precision-constant
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -166,7 +171,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-sp-d16 -fsingle-precision-constant
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -156,7 +161,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-sp-d16 -fsingle-precision-constant
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -156,7 +161,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-d16
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -156,7 +161,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-d16
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -156,7 +161,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
|
@ -27,12 +27,17 @@ ifeq ($(USE_LTO),yes)
|
|||
OPT += -flto
|
||||
endif
|
||||
|
||||
# FPU options default (Cortex-M4 and Cortex-M7 single precision).
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv4-sp-d16 -fsingle-precision-constant
|
||||
endif
|
||||
|
||||
# FPU-related options
|
||||
ifeq ($(USE_FPU),)
|
||||
USE_FPU = no
|
||||
endif
|
||||
ifneq ($(USE_FPU),no)
|
||||
OPT += -mfloat-abi=$(USE_FPU) -mfpu=fpv4-sp-d16 -fsingle-precision-constant
|
||||
OPT += $(USE_FPU_OPT)
|
||||
DDEFS += -DCORTEX_USE_FPU=TRUE
|
||||
DADEFS += -DCORTEX_USE_FPU=TRUE
|
||||
else
|
||||
|
|
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-sp-d16 -fsingle-precision-constant
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -156,7 +161,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-sp-d16 -fsingle-precision-constant
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -161,7 +166,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-sp-d16 -fsingle-precision-constant
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -156,7 +161,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-sp-d16 -fsingle-precision-constant
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -156,7 +161,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-sp-d16 -fsingle-precision-constant
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -160,7 +165,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
|
@ -74,6 +74,11 @@ ifeq ($(USE_FPU),)
|
|||
USE_FPU = no
|
||||
endif
|
||||
|
||||
# FPU-related options.
|
||||
ifeq ($(USE_FPU_OPT),)
|
||||
USE_FPU_OPT = -mfloat-abi=$(USE_FPU) -mfpu=fpv5-sp-d16 -fsingle-precision-constant
|
||||
endif
|
||||
|
||||
#
|
||||
# Architecture or project specific options
|
||||
##############################################################################
|
||||
|
@ -155,7 +160,7 @@ INCDIR = $(CHIBIOS)/os/license \
|
|||
# Compiler settings
|
||||
#
|
||||
|
||||
MCU = cortex-m4
|
||||
MCU = cortex-m7
|
||||
|
||||
#TRGT = arm-elf-
|
||||
TRGT = arm-none-eabi-
|
||||
|
|
Loading…
Reference in New Issue