git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@8524 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
Giovanni Di Sirio
parent
e12692b914
commit
5e09f1cc3f
Binary file not shown.
|
|
@ -0,0 +1,406 @@
|
|||
/*
|
||||
ChibiOS - Copyright (C) 2006..2015 Giovanni Di Sirio.
|
||||
|
||||
This file is part of ChibiOS.
|
||||
|
||||
ChibiOS is free software; you can redistribute it and/or modify
|
||||
it under the terms of the GNU General Public License as published by
|
||||
the Free Software Foundation; either version 3 of the License, or
|
||||
(at your option) any later version.
|
||||
|
||||
ChibiOS is distributed in the hope that it will be useful,
|
||||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
GNU General Public License for more details.
|
||||
|
||||
You should have received a copy of the GNU General Public License
|
||||
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
/**
|
||||
* @file SPC56ECxx/boot.s
|
||||
* @brief SPC56ECxx boot-related code.
|
||||
*
|
||||
* @addtogroup PPC_BOOT
|
||||
* @{
|
||||
*/
|
||||
|
||||
#include "boot.h"
|
||||
|
||||
#if !defined(__DOXYGEN__)
|
||||
|
||||
/* BAM record.*/
|
||||
.section .boot, "ax"
|
||||
|
||||
#if BOOT_USE_VLE
|
||||
.long 0x015A0000
|
||||
#else
|
||||
.long 0x005A0000
|
||||
#endif
|
||||
.long _reset_address
|
||||
|
||||
.align 2
|
||||
.globl _reset_address
|
||||
.type _reset_address, @function
|
||||
_reset_address:
|
||||
#if BOOT_PERFORM_CORE_INIT
|
||||
bl _coreinit
|
||||
#endif
|
||||
bl _ivinit
|
||||
|
||||
#if BOOT_RELOCATE_IN_RAM
|
||||
/*
|
||||
* Image relocation in RAM.
|
||||
*/
|
||||
lis %r4, __ram_reloc_start__@h
|
||||
ori %r4, %r4, __ram_reloc_start__@l
|
||||
lis %r5, __ram_reloc_dest__@h
|
||||
ori %r5, %r5, __ram_reloc_dest__@l
|
||||
lis %r6, __ram_reloc_end__@h
|
||||
ori %r6, %r6, __ram_reloc_end__@l
|
||||
.relloop:
|
||||
cmpl cr0, %r4, %r6
|
||||
bge cr0, .relend
|
||||
lwz %r7, 0(%r4)
|
||||
addi %r4, %r4, 4
|
||||
stw %r7, 0(%r5)
|
||||
addi %r5, %r5, 4
|
||||
b .relloop
|
||||
.relend:
|
||||
lis %r3, _boot_address@h
|
||||
ori %r3, %r3, _boot_address@l
|
||||
mtctr %r3
|
||||
bctrl
|
||||
#else
|
||||
b _boot_address
|
||||
#endif
|
||||
|
||||
#if BOOT_PERFORM_CORE_INIT
|
||||
.align 2
|
||||
_ramcode:
|
||||
tlbwe
|
||||
isync
|
||||
blr
|
||||
|
||||
.align 2
|
||||
_coreinit:
|
||||
/*
|
||||
* Invalidating all TLBs except TLB0.
|
||||
*/
|
||||
lis %r3, 0
|
||||
mtspr 625, %r3 /* MAS1 */
|
||||
mtspr 626, %r3 /* MAS2 */
|
||||
mtspr 627, %r3 /* MAS3 */
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(1))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(2))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(3))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(4))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(5))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(6))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(7))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(8))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(9))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(10))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(11))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(12))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(13))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(14))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
lis %r3, (MAS0_TBLMAS_TBL | MAS0_ESEL(15))@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
tlbwe
|
||||
|
||||
/*
|
||||
* TLB1 allocated to internal RAM.
|
||||
*/
|
||||
lis %r3, TLB1_MAS0@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
lis %r3, TLB1_MAS1@h
|
||||
ori %r3, %r3, TLB1_MAS1@l
|
||||
mtspr 625, %r3 /* MAS1 */
|
||||
lis %r3, TLB1_MAS2@h
|
||||
ori %r3, %r3, TLB1_MAS2@l
|
||||
mtspr 626, %r3 /* MAS2 */
|
||||
lis %r3, TLB1_MAS3@h
|
||||
ori %r3, %r3, TLB1_MAS3@l
|
||||
mtspr 627, %r3 /* MAS3 */
|
||||
tlbwe
|
||||
|
||||
/*
|
||||
* TLB2 allocated to internal Peripherals Bridge A.
|
||||
*/
|
||||
lis %r3, TLB2_MAS0@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
lis %r3, TLB2_MAS1@h
|
||||
ori %r3, %r3, TLB2_MAS1@l
|
||||
mtspr 625, %r3 /* MAS1 */
|
||||
lis %r3, TLB2_MAS2@h
|
||||
ori %r3, %r3, TLB2_MAS2@l
|
||||
mtspr 626, %r3 /* MAS2 */
|
||||
lis %r3, TLB2_MAS3@h
|
||||
ori %r3, %r3, TLB2_MAS3@l
|
||||
mtspr 627, %r3 /* MAS3 */
|
||||
tlbwe
|
||||
|
||||
/*
|
||||
* TLB3 allocated to internal Peripherals Bridge B.
|
||||
*/
|
||||
lis %r3, TLB3_MAS0@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
lis %r3, TLB3_MAS1@h
|
||||
ori %r3, %r3, TLB3_MAS1@l
|
||||
mtspr 625, %r3 /* MAS1 */
|
||||
lis %r3, TLB3_MAS2@h
|
||||
ori %r3, %r3, TLB3_MAS2@l
|
||||
mtspr 626, %r3 /* MAS2 */
|
||||
lis %r3, TLB3_MAS3@h
|
||||
ori %r3, %r3, TLB3_MAS3@l
|
||||
mtspr 627, %r3 /* MAS3 */
|
||||
tlbwe
|
||||
|
||||
/*
|
||||
* TLB4 allocated to on-platform peripherals.
|
||||
*/
|
||||
lis %r3, TLB4_MAS0@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
lis %r3, TLB4_MAS1@h
|
||||
ori %r3, %r3, TLB4_MAS1@l
|
||||
mtspr 625, %r3 /* MAS1 */
|
||||
lis %r3, TLB4_MAS2@h
|
||||
ori %r3, %r3, TLB4_MAS2@l
|
||||
mtspr 626, %r3 /* MAS2 */
|
||||
lis %r3, TLB4_MAS3@h
|
||||
ori %r3, %r3, TLB4_MAS3@l
|
||||
mtspr 627, %r3 /* MAS3 */
|
||||
tlbwe
|
||||
|
||||
/*
|
||||
* TLB5 allocated to on-platform peripherals.
|
||||
*/
|
||||
lis %r3, TLB5_MAS0@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
lis %r3, TLB5_MAS1@h
|
||||
ori %r3, %r3, TLB5_MAS1@l
|
||||
mtspr 625, %r3 /* MAS1 */
|
||||
lis %r3, TLB5_MAS2@h
|
||||
ori %r3, %r3, TLB5_MAS2@l
|
||||
mtspr 626, %r3 /* MAS2 */
|
||||
lis %r3, TLB5_MAS3@h
|
||||
ori %r3, %r3, TLB5_MAS3@l
|
||||
mtspr 627, %r3 /* MAS3 */
|
||||
tlbwe
|
||||
|
||||
/*
|
||||
* RAM clearing, this device requires a write to all RAM location in
|
||||
* order to initialize the ECC detection hardware, this is going to
|
||||
* slow down the startup but there is no way around.
|
||||
*/
|
||||
xor %r0, %r0, %r0
|
||||
xor %r1, %r1, %r1
|
||||
xor %r2, %r2, %r2
|
||||
xor %r3, %r3, %r3
|
||||
xor %r4, %r4, %r4
|
||||
xor %r5, %r5, %r5
|
||||
xor %r6, %r6, %r6
|
||||
xor %r7, %r7, %r7
|
||||
xor %r8, %r8, %r8
|
||||
xor %r9, %r9, %r9
|
||||
xor %r10, %r10, %r10
|
||||
xor %r11, %r11, %r11
|
||||
xor %r12, %r12, %r12
|
||||
xor %r13, %r13, %r13
|
||||
xor %r14, %r14, %r14
|
||||
xor %r15, %r15, %r15
|
||||
xor %r16, %r16, %r16
|
||||
xor %r17, %r17, %r17
|
||||
xor %r18, %r18, %r18
|
||||
xor %r19, %r19, %r19
|
||||
xor %r20, %r20, %r20
|
||||
xor %r21, %r21, %r21
|
||||
xor %r22, %r22, %r22
|
||||
xor %r23, %r23, %r23
|
||||
xor %r24, %r24, %r24
|
||||
xor %r25, %r25, %r25
|
||||
xor %r26, %r26, %r26
|
||||
xor %r27, %r27, %r27
|
||||
xor %r28, %r28, %r28
|
||||
xor %r29, %r29, %r29
|
||||
xor %r30, %r30, %r30
|
||||
xor %r31, %r31, %r31
|
||||
lis %r4, __ram_start__@h
|
||||
ori %r4, %r4, __ram_start__@l
|
||||
lis %r5, __ram_end__@h
|
||||
ori %r5, %r5, __ram_end__@l
|
||||
.cleareccloop:
|
||||
cmpl %cr0, %r4, %r5
|
||||
bge %cr0, .cleareccend
|
||||
stmw %r16, 0(%r4)
|
||||
addi %r4, %r4, 64
|
||||
b .cleareccloop
|
||||
.cleareccend:
|
||||
|
||||
/*
|
||||
* Special function registers clearing, required in order to avoid
|
||||
* possible problems with lockstep mode.
|
||||
*/
|
||||
mtcrf 0xFF, %r31
|
||||
mtspr 9, %r31 /* CTR */
|
||||
mtspr 22, %r31 /* DEC */
|
||||
mtspr 26, %r31 /* SRR0-1 */
|
||||
mtspr 27, %r31
|
||||
mtspr 54, %r31 /* DECAR */
|
||||
mtspr 58, %r31 /* CSRR0-1 */
|
||||
mtspr 59, %r31
|
||||
mtspr 61, %r31 /* DEAR */
|
||||
mtspr 256, %r31 /* USPRG0 */
|
||||
mtspr 272, %r31 /* SPRG1-7 */
|
||||
mtspr 273, %r31
|
||||
mtspr 274, %r31
|
||||
mtspr 275, %r31
|
||||
mtspr 276, %r31
|
||||
mtspr 277, %r31
|
||||
mtspr 278, %r31
|
||||
mtspr 279, %r31
|
||||
mtspr 285, %r31 /* TBU */
|
||||
mtspr 284, %r31 /* TBL */
|
||||
#if 0
|
||||
mtspr 318, %r31 /* DVC1-2 */
|
||||
mtspr 319, %r31
|
||||
#endif
|
||||
mtspr 562, %r31 /* DBCNT */
|
||||
mtspr 570, %r31 /* MCSRR0 */
|
||||
mtspr 571, %r31 /* MCSRR1 */
|
||||
mtspr 604, %r31 /* SPRG8-9 */
|
||||
mtspr 605, %r31
|
||||
|
||||
/*
|
||||
* *Finally* the TLB0 is re-allocated to flash, note, the final phase
|
||||
* is executed from RAM.
|
||||
*/
|
||||
lis %r3, TLB0_MAS0@h
|
||||
mtspr 624, %r3 /* MAS0 */
|
||||
lis %r3, TLB0_MAS1@h
|
||||
ori %r3, %r3, TLB0_MAS1@l
|
||||
mtspr 625, %r3 /* MAS1 */
|
||||
lis %r3, TLB0_MAS2@h
|
||||
ori %r3, %r3, TLB0_MAS2@l
|
||||
mtspr 626, %r3 /* MAS2 */
|
||||
lis %r3, TLB0_MAS3@h
|
||||
ori %r3, %r3, TLB0_MAS3@l
|
||||
mtspr 627, %r3 /* MAS3 */
|
||||
mflr %r4
|
||||
lis %r6, _ramcode@h
|
||||
ori %r6, %r6, _ramcode@l
|
||||
lis %r7, 0x40010000@h
|
||||
mtctr %r7
|
||||
lwz %r3, 0(%r6)
|
||||
stw %r3, 0(%r7)
|
||||
lwz %r3, 4(%r6)
|
||||
stw %r3, 4(%r7)
|
||||
lwz %r3, 8(%r6)
|
||||
stw %r3, 8(%r7)
|
||||
bctrl
|
||||
mtlr %r4
|
||||
|
||||
/*
|
||||
* Branch prediction enabled.
|
||||
*/
|
||||
li %r3, BOOT_BUCSR_DEFAULT
|
||||
mtspr 1013, %r3 /* BUCSR */
|
||||
|
||||
/*
|
||||
* Cache invalidated and then enabled.
|
||||
*/
|
||||
li %r3, LICSR1_ICINV
|
||||
mtspr 1011, %r3 /* LICSR1 */
|
||||
.inv: mfspr %r3, 1011 /* LICSR1 */
|
||||
andi. %r3, %r3, LICSR1_ICINV
|
||||
bne .inv
|
||||
lis %r3, BOOT_LICSR1_DEFAULT@h
|
||||
ori %r3, %r3, BOOT_LICSR1_DEFAULT@l
|
||||
mtspr 1011, %r3 /* LICSR1 */
|
||||
|
||||
blr
|
||||
#endif /* BOOT_PERFORM_CORE_INIT */
|
||||
|
||||
/*
|
||||
* Exception vectors initialization.
|
||||
*/
|
||||
.align 2
|
||||
_ivinit:
|
||||
/* MSR initialization.*/
|
||||
lis %r3, BOOT_MSR_DEFAULT@h
|
||||
ori %r3, %r3, BOOT_MSR_DEFAULT@l
|
||||
mtMSR %r3
|
||||
|
||||
/* IVPR initialization.*/
|
||||
lis %r3, __ivpr_base__@h
|
||||
ori %r3, %r3, __ivpr_base__@l
|
||||
mtIVPR %r3
|
||||
|
||||
/* IVORs initialization.*/
|
||||
lis %r3, _unhandled_exception@h
|
||||
ori %r3, %r3, _unhandled_exception@l
|
||||
|
||||
mtspr 400, %r3 /* IVOR0-15 */
|
||||
mtspr 401, %r3
|
||||
mtspr 402, %r3
|
||||
mtspr 403, %r3
|
||||
mtspr 404, %r3
|
||||
mtspr 405, %r3
|
||||
mtspr 406, %r3
|
||||
mtspr 407, %r3
|
||||
mtspr 408, %r3
|
||||
mtspr 409, %r3
|
||||
mtspr 410, %r3
|
||||
mtspr 411, %r3
|
||||
mtspr 412, %r3
|
||||
mtspr 413, %r3
|
||||
mtspr 414, %r3
|
||||
mtspr 415, %r3
|
||||
mtspr 528, %r3 /* IVOR32-34 */
|
||||
mtspr 529, %r3
|
||||
mtspr 530, %r3
|
||||
|
||||
blr
|
||||
|
||||
.section .handlers, "ax"
|
||||
|
||||
/*
|
||||
* Unhandled exceptions handler.
|
||||
*/
|
||||
.weak _unhandled_exception
|
||||
.type _unhandled_exception, @function
|
||||
_unhandled_exception:
|
||||
b _unhandled_exception
|
||||
|
||||
#endif /* !defined(__DOXYGEN__) */
|
||||
|
||||
/** @} */
|
||||
|
|
@ -71,18 +71,18 @@
|
|||
.type _IVOR10, @function
|
||||
_IVOR10:
|
||||
/* Saving the external context (port_extctx structure).*/
|
||||
se_stwu r1, -80(r1)
|
||||
e_stwu r1, -80(r1)
|
||||
e_stmvsrrw 8(r1) /* Saves PC, MSR. */
|
||||
e_stmvsprw 16(r1) /* Saves CR, LR, CTR, XER. */
|
||||
e_stmvgprw 32(r1) /* Saves GPR0, GPR3...GPR12. */
|
||||
|
||||
/* Increasing the SPGR0 register.*/
|
||||
mfspr r0, 272
|
||||
eaddi r0, r0, 1
|
||||
se_addi r0, 1
|
||||
mtspr 272, r0
|
||||
|
||||
/* Reset DIE bit in TSR register.*/
|
||||
lis r3, 0x0800 /* DIS bit mask. */
|
||||
e_lis r3, 0x0800 /* DIS bit mask. */
|
||||
mtspr 336, r3 /* TSR register. */
|
||||
|
||||
/* Restoring pre-IRQ MSR register value.*/
|
||||
|
|
@ -98,7 +98,7 @@ _IVOR10:
|
|||
bl _dbg_check_lock_from_isr
|
||||
#endif
|
||||
/* System tick handler invocation.*/
|
||||
bl chSysTimerHandlerI
|
||||
e_bl chSysTimerHandlerI
|
||||
#if CH_DBG_SYSTEM_STATE_CHECK
|
||||
bl _dbg_check_unlock_from_isr
|
||||
bl _dbg_check_leave_isr
|
||||
|
|
@ -110,7 +110,7 @@ _IVOR10:
|
|||
#endif
|
||||
|
||||
/* Jumps to the common IVOR epilogue code.*/
|
||||
b _ivor_exit
|
||||
se_b _ivor_exit
|
||||
#endif /* PPC_SUPPORTS_DECREMENTER */
|
||||
|
||||
/*
|
||||
|
|
|
|||
Loading…
Reference in New Issue