git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@12875 27425a3e-05d8-49a3-a47f-9c15f0e5edd8
This commit is contained in:
parent
e9ac43b2df
commit
62ca44fa9a
|
@ -27,7 +27,7 @@
|
|||
<link>
|
||||
<name>board</name>
|
||||
<type>2</type>
|
||||
<locationURI>CHIBIOS/os/hal/boards/ST_NUCLEO64_L476RG</locationURI>
|
||||
<locationURI>CHIBIOS/os/hal/boards/ST_NUCLEO64_G071RB</locationURI>
|
||||
</link>
|
||||
<link>
|
||||
<name>os</name>
|
||||
|
|
|
@ -5,7 +5,7 @@
|
|||
|
||||
# Compiler options here.
|
||||
ifeq ($(USE_OPT),)
|
||||
USE_OPT = -O2 -ggdb -fomit-frame-pointer -falign-functions=16
|
||||
USE_OPT = -O0 -ggdb -fomit-frame-pointer -falign-functions=16
|
||||
endif
|
||||
|
||||
# C specific options here (added to USE_OPT).
|
||||
|
|
|
@ -155,6 +155,9 @@
|
|||
#define STM32_SERIAL_USE_LPUART1 TRUE
|
||||
#define STM32_SERIAL_USART1_PRIORITY 3
|
||||
#define STM32_SERIAL_USART2_PRIORITY 3
|
||||
#define STM32_SERIAL_USART3_PRIORITY 3
|
||||
#define STM32_SERIAL_UART4_PRIORITY 3
|
||||
#define STM32_SERIAL_LPUART1_PRIORITY 3
|
||||
|
||||
/*
|
||||
* SPI driver system settings.
|
||||
|
|
|
@ -39,7 +39,7 @@
|
|||
<stringAttribute key="org.eclipse.cdt.launch.PROGRAM_NAME" value="./build/ch.elf"/>
|
||||
<stringAttribute key="org.eclipse.cdt.launch.PROJECT_ATTR" value="RT-STM32G071RB-NUCLEO64"/>
|
||||
<booleanAttribute key="org.eclipse.cdt.launch.PROJECT_BUILD_CONFIG_AUTO_ATTR" value="true"/>
|
||||
<stringAttribute key="org.eclipse.cdt.launch.PROJECT_BUILD_CONFIG_ID_ATTR" value="0.1984968159"/>
|
||||
<stringAttribute key="org.eclipse.cdt.launch.PROJECT_BUILD_CONFIG_ID_ATTR" value="0.603687198"/>
|
||||
<listAttribute key="org.eclipse.debug.core.MAPPED_RESOURCE_PATHS">
|
||||
<listEntry value="/RT-STM32G071RB-NUCLEO64"/>
|
||||
</listAttribute>
|
||||
|
|
|
@ -104,9 +104,7 @@ static void hal_lld_backup_domain_init(void) {
|
|||
*/
|
||||
void hal_lld_init(void) {
|
||||
|
||||
/* Reset of all peripherals.
|
||||
Note, GPIOs are not reset because initialized before this point in
|
||||
board files.*/
|
||||
/* Reset of all peripherals.*/
|
||||
rccResetAHB(~0);
|
||||
rccResetAPBR1(~RCC_APBRSTR1_PWRRST);
|
||||
rccResetAPBR2(~0);
|
||||
|
@ -219,7 +217,7 @@ void stm32_clock_init(void) {
|
|||
STM32_TIM15SEL | STM32_TIM1SEL | STM32_LPTIM2SEL |
|
||||
STM32_LPTIM1SEL | STM32_I2S1SEL | STM32_I2C1SEL |
|
||||
STM32_CECSEL | STM32_USART2SEL | STM32_USART1SEL |
|
||||
STM32_LPUART1SEL;;
|
||||
STM32_LPUART1SEL;
|
||||
|
||||
/* Set flash WS's for SYSCLK source */
|
||||
FLASH->ACR = FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
|
||||
|
|
|
@ -25,14 +25,14 @@ else
|
|||
endif
|
||||
|
||||
# Drivers compatible with the platform.
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/ADCv1/driver.mk
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/DACv1/driver.mk
|
||||
#include $(CHIBIOS)/os/hal/ports/STM32/LLD/ADCv1/driver.mk
|
||||
#include $(CHIBIOS)/os/hal/ports/STM32/LLD/DACv1/driver.mk
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/DMAv1/driver.mk
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/EXTIv1/driver.mk
|
||||
#include $(CHIBIOS)/os/hal/ports/STM32/LLD/EXTIv1/driver.mk
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/GPIOv2/driver.mk
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/I2Cv2/driver.mk
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/RTCv2/driver.mk
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/SPIv2/driver.mk
|
||||
#include $(CHIBIOS)/os/hal/ports/STM32/LLD/I2Cv2/driver.mk
|
||||
#include $(CHIBIOS)/os/hal/ports/STM32/LLD/RTCv2/driver.mk
|
||||
#include $(CHIBIOS)/os/hal/ports/STM32/LLD/SPIv2/driver.mk
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/TIMv1/driver.mk
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/USARTv2/driver.mk
|
||||
include $(CHIBIOS)/os/hal/ports/STM32/LLD/xWDGv1/driver.mk
|
||||
|
|
Loading…
Reference in New Issue