andreika-git
/
ChibiOS
mirror of https://github.com/andreika-git/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/branches/stable_2.4.x@5956 35acf78f-673a-0410-8e92-d51de3d6d3f4

This commit is contained in:
gdisirio 2013-07-13 07:03:22 +00:00
parent 4ec0bc1c3e
commit 7f76d679d1
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
os/hal/platforms/STM32F1xx/hal_lld_f105_f107.h
View File

@ -51,7 +51,7 @@
* @name Platform identification
* @{
*/
#define PLATFORM_NAME "STM32F1 Connectivity Line"
#define PLATFORM_NAME "STM32F10x Connectivity Line"
/** @} */
/**
@ -697,8 +697,7 @@
#endif
/* PLL2 activation conditions.*/
#if STM32_OTG_CLOCK_REQUIRED || \
(STM32_PREDIV1SRC == STM32_PREDIV1SRC_PLL2) || \
#if ((STM32_PREDIV1SRC == STM32_PREDIV1SRC_PLL2) && STM32_ACTIVATE_PLL1) || \
(STM32_MCOSEL == STM32_MCOSEL_PLL2DIV2) || \
defined(__DOXYGEN__)
/**
@ -886,7 +885,7 @@
#elif (STM32_SW == STM32_SW_HSE)
#define STM32_SYSCLK STM32_HSECLK
#else
#error "invalid STM32_SYSCLK_SW value specified"
#error "invalid STM32_SW value specified"
#endif
/* Check on the system clock.*/