andreika-git
/
ChibiOS
mirror of https://github.com/andreika-git/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@5120 35acf78f-673a-0410-8e92-d51de3d6d3f4

This commit is contained in:
gdisirio 2013-02-06 10:49:25 +00:00
parent 46cc8ccb2b
commit 8311f8dc8e
2 changed files with 34 additions and 32 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
os/ports/GCC/PPC/SPC56ELxx/bam.s
View File

@ -83,38 +83,6 @@
b .cleareccloop b .cleareccloop
.cleareccend: .cleareccend:
/* Special function registers clearing, required in order to avoid
possible problems with lockstep mode.*/
mtcrf 0xFF, %r31
mtspr 8, %r31 /* LR */
mtspr 9, %r31 /* CTR */
mtspr 272, %r31 /* SPRG1-7 */
mtspr 273, %r31
mtspr 274, %r31
mtspr 275, %r31
mtspr 276, %r31
mtspr 277, %r31
mtspr 278, %r31
mtspr 279, %r31
mtspr 604, %r31 /* SPRG8-9 */
mtspr 605, %r31
mtspr 26, %r31 /* SRR0-1 */
mtspr 27, %r31
mtspr 58, %r31 /* CSRR0-1 */
mtspr 59, %r31
mtspr 61, %r31 /* DEAR */
mtspr 22, %r31 /* DEC */
mtspr 54, %r31 /* DECAR */
mtspr 285, %r31 /* TBU */
mtspr 284, %r31 /* TBL */
mtspr 570, %r31 /* MCSRR0 */
mtspr 571, %r31 /* MCSRR1 */
mtspr 256, %r31 /* USPRG0 */
mtspr 562, %r31 /* DBCNT */
mtspr 318, %r31 /* DVC1-2 */
mtspr 319, %r31
/* HW configuration.*/ /* HW configuration.*/
bl _coreinit bl _coreinit

34
os/ports/GCC/PPC/SPC56ELxx/core.s
View File

@ -197,6 +197,40 @@ _unhandled_exception:
.globl _coreinit .globl _coreinit
.type _coreinit, @function .type _coreinit, @function
_coreinit: _coreinit:
/*
* Special function registers clearing, required in order to avoid
* possible problems with lockstep mode.
*/
xor %r31, %r31, %r31
mtcrf 0xFF, %r31
mtspr 8, %r31 /* LR */
mtspr 9, %r31 /* CTR */
mtspr 22, %r31 /* DEC */
mtspr 26, %r31 /* SRR0-1 */
mtspr 27, %r31
mtspr 54, %r31 /* DECAR */
mtspr 58, %r31 /* CSRR0-1 */
mtspr 59, %r31
mtspr 61, %r31 /* DEAR */
mtspr 256, %r31 /* USPRG0 */
mtspr 272, %r31 /* SPRG1-7 */
mtspr 273, %r31
mtspr 274, %r31
mtspr 275, %r31
mtspr 276, %r31
mtspr 277, %r31
mtspr 278, %r31
mtspr 279, %r31
mtspr 285, %r31 /* TBU */
mtspr 284, %r31 /* TBL */
mtspr 318, %r31 /* DVC1-2 */
mtspr 319, %r31
mtspr 562, %r31 /* DBCNT */
mtspr 570, %r31 /* MCSRR0 */
mtspr 571, %r31 /* MCSRR1 */
mtspr 604, %r31 /* SPRG8-9 */
mtspr 605, %r31
/* MSR initialization.*/ /* MSR initialization.*/
lis %r3, MSR_DEFAULT@h lis %r3, MSR_DEFAULT@h
ori %r3, %r3, MSR_DEFAULT@l ori %r3, %r3, MSR_DEFAULT@l