Fixed Bug #744
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@9518 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
parent
e0f986d17a
commit
8c8a1441fd
|
@ -404,13 +404,6 @@
|
||||||
#define STM32_I2SSRC_PLLI2S (0 << 23) /**< I2SSRC is PLLI2S. */
|
#define STM32_I2SSRC_PLLI2S (0 << 23) /**< I2SSRC is PLLI2S. */
|
||||||
#define STM32_I2SSRC_CKIN (1 << 23) /**< I2S_CKIN is PLLI2S. */
|
#define STM32_I2SSRC_CKIN (1 << 23) /**< I2S_CKIN is PLLI2S. */
|
||||||
|
|
||||||
#define STM32_SAISRC_NOCLOCK (0 << 23) /**< No clock. */
|
|
||||||
#define STM32_SAISRC_PLL (1 << 23) /**< SAI_CKIN is PLL. */
|
|
||||||
#define STM32_SAIR_DIV2 (0 << 16) /**< R divided by 2. */
|
|
||||||
#define STM32_SAIR_DIV4 (1 << 16) /**< R divided by 4. */
|
|
||||||
#define STM32_SAIR_DIV8 (2 << 16) /**< R divided by 8. */
|
|
||||||
#define STM32_SAIR_DIV16 (3 << 16) /**< R divided by 16. */
|
|
||||||
|
|
||||||
#define STM32_MCO1PRE_MASK (7 << 24) /**< MCO1PRE mask. */
|
#define STM32_MCO1PRE_MASK (7 << 24) /**< MCO1PRE mask. */
|
||||||
#define STM32_MCO1PRE_DIV1 (0 << 24) /**< MCO1 divided by 1. */
|
#define STM32_MCO1PRE_DIV1 (0 << 24) /**< MCO1 divided by 1. */
|
||||||
#define STM32_MCO1PRE_DIV2 (4 << 24) /**< MCO1 divided by 2. */
|
#define STM32_MCO1PRE_DIV2 (4 << 24) /**< MCO1 divided by 2. */
|
||||||
|
@ -439,6 +432,19 @@
|
||||||
#define STM32_PLLI2SR_MASK (7 << 28) /**< PLLI2SR mask. */
|
#define STM32_PLLI2SR_MASK (7 << 28) /**< PLLI2SR mask. */
|
||||||
/** @} */
|
/** @} */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @name RCC_PLLSAICFGR register bits definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define STM32_SAIR_DIV2 (0 << 16) /**< R divided by 2. */
|
||||||
|
#define STM32_SAIR_DIV4 (1 << 16) /**< R divided by 4. */
|
||||||
|
#define STM32_SAIR_DIV8 (2 << 16) /**< R divided by 8. */
|
||||||
|
#define STM32_SAIR_DIV16 (3 << 16) /**< R divided by 16. */
|
||||||
|
|
||||||
|
#define STM32_SAISRC_NOCLOCK (0 << 23) /**< No clock. */
|
||||||
|
#define STM32_SAISRC_PLL (1 << 23) /**< SAI_CKIN is PLL. */
|
||||||
|
/** @} */
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @name RCC_BDCR register bits definitions
|
* @name RCC_BDCR register bits definitions
|
||||||
* @{
|
* @{
|
||||||
|
|
|
@ -113,6 +113,7 @@
|
||||||
- RT: Merged RT4.
|
- RT: Merged RT4.
|
||||||
- NIL: Merged NIL2.
|
- NIL: Merged NIL2.
|
||||||
- NIL: Added STM32F7 demo.
|
- NIL: Added STM32F7 demo.
|
||||||
|
- HAL: Fixed wrong mask placement in STM32F4xx hal_lld.h (bug #744).
|
||||||
- HAL: Fixed wrong indent in STM32F4xx hal_lld.h (bug #743).
|
- HAL: Fixed wrong indent in STM32F4xx hal_lld.h (bug #743).
|
||||||
- HAL: Removed unused macros in STM32F7xx and STM32F4xx hal_lld.h (bug #742).
|
- HAL: Removed unused macros in STM32F7xx and STM32F4xx hal_lld.h (bug #742).
|
||||||
- HAL: Fixed Doxygen related macros in STM32F7xx, STM32L0xx and STM32L4xx
|
- HAL: Fixed Doxygen related macros in STM32F7xx, STM32L0xx and STM32L4xx
|
||||||
|
|
Loading…
Reference in New Issue