andreika-git
/
ChibiOS
mirror of https://github.com/andreika-git/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Removed ADuCM41x files 

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@13531 27425a3e-05d8-49a3-a47f-9c15f0e5edd8
This commit is contained in:
Rocco Marco Guglielmi 2020-04-14 06:31:21 +00:00
parent 3c337e0a19
commit ccba34de01
15 changed files with 0 additions and 9027 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7327
os/common/ext/ADI/ADUCM41x/ADuCM410.h
View File

File diff suppressed because it is too large Load Diff

10
os/common/ext/ADI/ADUCM41x/ADuCM41x.h
View File

@ -1,10 +0,0 @@
#ifndef __ADUCM41x_H__
#define __ADUCM41x_H__
#if defined(ADUCM410)
#include "ADuCM410.h"
#else
#include "ADuCM410.h"
#endif
#endif /* __ADUCM41x_H__ */

45
os/common/ext/ADI/ADUCM41x/system_ADuCM410.h
View File

@ -1,45 +0,0 @@
/*!
*****************************************************************************
* @file: SpiLib.h
* @brief: header of SPI interface
*-----------------------------------------------------------------------------
*
Copyright (c) 2013-2018 Analog Devices, Inc. All Rights Reserved.
This software is proprietary to Analog Devices, Inc. and its licensors.
By using this software you agree to the terms of the associated
Analog Devices Software License Agreement.
******************************************************************************/
#ifndef SYSTEM_ADUCM410_H
#define SYSTEM_ADUCM410_H
#ifdef __cplusplus
extern "C" {
#endif
#include "ADuCM410.h"
extern void SystemInit(void);
/**
\brief Update SystemCoreClock variable.
Updates the SystemCoreClock with current core Clock retrieved from cpu registers.
*/
extern void SystemCoreClockUpdate (void);
extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
#ifndef __ICCARM__
extern const uint32_t page0_checksum __attribute__((weak,section("PAGE0_CHECKSUM")));
#else
#pragma location=".PAGE0_CHECKSUM"
extern __root const uint32_t page0_checksum;
#endif
#ifdef __cplusplus
}
#endif
#endif //#SYSTEM_ADUCM410_H

85
os/common/startup/ARMCMx/compilers/GCC/ld/ADUCM410.ld
View File

@ -1,85 +0,0 @@
/*
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/*
* ADUCM410 memory setup.
* Note: Use of ram1 and ram2 is mutually exclusive with use of ram0.
*/
MEMORY
{
flash0 (rx) : org = 0x00000000, len = 512k /* Flash Block 0 */
flash1 (rx) : org = 0x00080000, len = 512k /* Flash Block 1 */
flash2 (rx) : org = 0x00000000, len = 0
flash3 (rx) : org = 0x00000000, len = 0
flash4 (rx) : org = 0x00000000, len = 0
flash5 (rx) : org = 0x00000000, len = 0
flash6 (rx) : org = 0x00000000, len = 0
flash7 (rx) : org = 0x00000000, len = 0
ram0 (wx) : org = 0x20000000, len = 128k /* SRAM with ECC */
ram1 (wx) : org = 0x00000000, len = 0
ram2 (wx) : org = 0x00000000, len = 0
ram3 (wx) : org = 0x00000000, len = 0
ram4 (wx) : org = 0x00000000, len = 0
ram5 (wx) : org = 0x00000000, len = 0
ram6 (wx) : org = 0x00000000, len = 0
ram7 (wx) : org = 0x00000000, len = 0}
/* For each data/text section two region are defined, a virtual region
and a load region (_LMA suffix).*/
/* Flash region to be used for exception vectors.*/
REGION_ALIAS("VECTORS_FLASH", flash0);
REGION_ALIAS("VECTORS_FLASH_LMA", flash0);
/* Flash region to be used for constructors and destructors.*/
REGION_ALIAS("XTORS_FLASH", flash0);
REGION_ALIAS("XTORS_FLASH_LMA", flash0);
/* Flash region to be used for code text.*/
REGION_ALIAS("TEXT_FLASH", flash0);
REGION_ALIAS("TEXT_FLASH_LMA", flash0);
/* Flash region to be used for read only data.*/
REGION_ALIAS("RODATA_FLASH", flash0);
REGION_ALIAS("RODATA_FLASH_LMA", flash0);
/* Flash region to be used for various.*/
REGION_ALIAS("VARIOUS_FLASH", flash0);
REGION_ALIAS("VARIOUS_FLASH_LMA", flash0);
/* Flash region to be used for RAM(n) initialization data.*/
REGION_ALIAS("RAM_INIT_FLASH_LMA", flash0);
/* RAM region to be used for Main stack. This stack accommodates the processing
of all exceptions and interrupts.*/
REGION_ALIAS("MAIN_STACK_RAM", ram0);
/* RAM region to be used for the process stack. This is the stack used by
the main() function.*/
REGION_ALIAS("PROCESS_STACK_RAM", ram0);
/* RAM region to be used for data segment.*/
REGION_ALIAS("DATA_RAM", ram0);
REGION_ALIAS("DATA_RAM_LMA", flash0);
/* RAM region to be used for BSS segment.*/
REGION_ALIAS("BSS_RAM", ram0);
/* RAM region to be used for the default heap.*/
REGION_ALIAS("HEAP_RAM", ram0);
/* Generic rules inclusion.*/
INCLUDE rules.ld

154
os/hal/boards/ADI_EVAL_ADUCM410EBZ/board.c
View File

@ -1,154 +0,0 @@
/*
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/*
* This file has been automatically generated using ChibiStudio board
* generator plugin. Do not edit manually.
*/
#include "hal.h"
#include "aducm_gp.h"
/*===========================================================================*/
/* Driver local definitions. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver exported variables. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver local variables and types. */
/*===========================================================================*/
/**
* @brief Type of ADUCM36x GP port setup.
*/
typedef struct {
uint32_t con;
uint32_t oen;
uint32_t pul;
uint32_t oce;
} gp_setup_t;
/**
* @brief Type of ADUCM36x GPIO initialization data.
*/
typedef struct {
gp_setup_t GP0Data;
gp_setup_t GP1Data;
gp_setup_t GP2Data;
} gp_config_t;
/**
* @brief STM32 GPIO static initialization data.
*/
static const gp_config_t gp_default_config = {
{VAL_GP0CON, VAL_GP0OEN, VAL_GP0PUL, VAL_GP0OCE},
{VAL_GP1CON, VAL_GP1OEN, VAL_GP1PUL, VAL_GP1OCE},
{VAL_GP2CON, VAL_GP2OEN, VAL_GP2PUL, VAL_GP2OCE}
};
/*===========================================================================*/
/* Driver local functions. */
/*===========================================================================*/
static void gp_init(aducm_gp_t *gpp, const gp_setup_t *config) {
gpp->CON = config->con;
gpp->OEN = config->oen;
gpp->PUL = config->pul;
gpp->OCE = config->oce;
}
static void aducm_gpio_init(void) {
/* Initializing all the defined GP ports.*/
gp_init(GP0, &gp_default_config.GP0Data);
gp_init(GP1, &gp_default_config.GP1Data);
gp_init(GP2, &gp_default_config.GP2Data);
}
/*===========================================================================*/
/* Driver interrupt handlers. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver exported functions. */
/*===========================================================================*/
/**
* @brief Early initialization code.
* @details GP ports and system clocks are initialized before everything
* else.
*/
void __early_init(void) {
aducm_gpio_init();
aducm_clock_init();
}
#if HAL_USE_SDC || defined(__DOXYGEN__)
/**
* @brief SDC card detection.
*/
bool sdc_lld_is_card_inserted(SDCDriver *sdcp) {
(void)sdcp;
/* CHTODO: Fill the implementation.*/
return true;
}
/**
* @brief SDC card write protection detection.
*/
bool sdc_lld_is_write_protected(SDCDriver *sdcp) {
(void)sdcp;
/* CHTODO: Fill the implementation.*/
return false;
}
#endif /* HAL_USE_SDC */
#if HAL_USE_MMC_SPI || defined(__DOXYGEN__)
/**
* @brief MMC_SPI card detection.
*/
bool mmc_lld_is_card_inserted(MMCDriver *mmcp) {
(void)mmcp;
/* CHTODO: Fill the implementation.*/
return true;
}
/**
* @brief MMC_SPI card write protection detection.
*/
bool mmc_lld_is_write_protected(MMCDriver *mmcp) {
(void)mmcp;
/* CHTODO: Fill the implementation.*/
return false;
}
#endif
/**
* @brief Board-specific initialization code.
* @note You can add your board-specific code here.
*/
void boardInit(void) {
}

271
os/hal/boards/ADI_EVAL_ADUCM410EBZ/board.h
View File

@ -1,271 +0,0 @@
/*
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/*
* This file has been automatically generated using ChibiStudio board
* generator plugin. Do not edit manually.
*/
#ifndef BOARD_H
#define BOARD_H
/*===========================================================================*/
/* Driver constants. */
/*===========================================================================*/
/*
* Setup for Analgo Devices EVAL-ADuCM410EBZ board.
*/
/*
* Board identifier.
*/
#define BOARD_EV_ADUCM410QSPZ_U1
#define BOARD_NAME "Analog Devices EVAL-ADuCM410EBZ"
/*
* Board oscillators-related settings.
*/
#if !defined(ADUCM_EXTCLK)
#define ADUCM_EXTCLK 0U
#endif
/*
* MCU type as defined in the ADI header.
*/
#define ADUCM410
/*
* IO pins assignments.
*/
#define GP0_0 0U
#define GP0_1 1U
#define GP0_2 2U
#define GP0_3 3U
#define GP0_LED_BLUE 4U
#define GP0_LED_GREEN 5U
#define GP0_6 6U
#define GP0_7 7U
#define GP0_NPOR 7U
#define GP1_0 0U
#define GP1_1 1U
#define GP1_2 2U
#define GP1_3 3U
#define GP1_4 4U
#define GP1_5 5U
#define GP1_6 6U
#define GP1_7 7U
#define GP2_0 0U
#define GP2_1 1U
#define GP2_BUTTON 2U
#define GP2_SWCLK 3U
#define GP2_SWD 4U
#define GP2_5 5U
#define GP2_6 6U
#define GP2_7 7U
/*
* IO lines assignments.
*/
#define LINE_LED_BLUE PAL_LINE(GP0, 4U)
#define LINE_LED_GREEN PAL_LINE(GP0, 5U)
#define LINE_NPOR PAL_LINE(GP0, 7U)
#define LINE_BUTTON PAL_LINE(GP2, 2U)
#define LINE_SWCLK PAL_LINE(GP2, 3U)
#define LINE_SWD PAL_LINE(GP2, 4U)
/*===========================================================================*/
/* Driver pre-compile time settings. */
/*===========================================================================*/
/*===========================================================================*/
/* Derived constants and error checks. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver data structures and types. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver macros. */
/*===========================================================================*/
/*
* I/O ports initial setup, this configuration is established soon after reset
* in the initialization code.
* Please refer to the ADUCM360 Reference Manual for details.
*/
#define PIN_CON_CON(n, v) ((v) << (n * 2U))
#define PIN_OEN_INPUT(n) (0U << (n))
#define PIN_OEN_OUTPUT(n) (1U << (n))
#define PIN_PUL_FLOATING(n) (0U << (n))
#define PIN_PUL_PULLUP(n) (1U << (n))
#define PIN_OCE_NORMAL(n) (0U << (n))
#define PIN_OCE_HIGHZ(n) (1U << (n))
/*
* P0 setup:
*
* P0.0 - PIN0 (CON0, GPIO - input pullup).
* P0.1 - PIN1 (CON0, GPIO - input pullup).
* P0.2 - PIN2 (CON0, GPIO - input pullup).
* P0.3 - PIN3 (CON0, GPIO - input pullup).
* P0.4 - LED_BLUE (CON0, GPIO - output floating).
* P0.5 - LED_GREEN (CON0, GPIO - output floating).
* P0.6 - PIN6 (CON0, GPIO - input pullup).
* P0.7 - NPOR (CON0, NPOR).
*/
#define VAL_GP0CON (PIN_CON_CON(GP0_0, 0) | \
PIN_CON_CON(GP0_1, 0) | \
PIN_CON_CON(GP0_2, 0) | \
PIN_CON_CON(GP0_3, 0) | \
PIN_CON_CON(GP0_LED_BLUE, 0) | \
PIN_CON_CON(GP0_LED_GREEN, 0) | \
PIN_CON_CON(GP0_6, 0) | \
PIN_CON_CON(GP0_NPOR, 0))
#define VAL_GP0OEN (PIN_OEN_INPUT(GP0_0) | \
PIN_OEN_INPUT(GP0_1) | \
PIN_OEN_INPUT(GP0_2) | \
PIN_OEN_INPUT(GP0_3) | \
PIN_OEN_OUTPUT(GP0_LED_BLUE) | \
PIN_OEN_OUTPUT(GP0_LED_GREEN) | \
PIN_OEN_INPUT(GP0_6) | \
PIN_OEN_INPUT(GP0_NPOR))
#define VAL_GP0PUL (PIN_PUL_PULLUP(GP0_0) | \
PIN_PUL_PULLUP(GP0_1) | \
PIN_PUL_PULLUP(GP0_2) | \
PIN_PUL_PULLUP(GP0_3) | \
PIN_PUL_FLOATING(GP0_LED_BLUE) | \
PIN_PUL_FLOATING(GP0_LED_GREEN) | \
PIN_PUL_PULLUP(GP0_6) | \
PIN_PUL_PULLUP(GP0_NPOR))
#define VAL_GP0OCE (PIN_OCE_NORMAL(GP0_0) | \
PIN_OCE_NORMAL(GP0_1) | \
PIN_OCE_NORMAL(GP0_2) | \
PIN_OCE_NORMAL(GP0_3) | \
PIN_OCE_NORMAL(GP0_LED_BLUE) | \
PIN_OCE_NORMAL(GP0_LED_GREEN) | \
PIN_OCE_NORMAL(GP0_6) | \
PIN_OCE_NORMAL(GP0_NPOR))
/*
* P1 setup:
*
* P1.0 - PIN0 (CON0, GPIO - input pullup).
* P1.1 - PIN1 (CON0, GPIO - input pullup).
* P1.2 - PIN2 (CON0, GPIO - input pullup).
* P1.3 - PIN3 (CON0, GPIO - input pullup).
* P1.4 - PIN4 (CON0, GPIO - input pullup).
* P1.5 - PIN5 (CON0, GPIO - input pullup).
* P1.6 - PIN6 (CON0, GPIO - input pullup).
* P1.7 - PIN7 (CON0, GPIO - input pullup).
*/
#define VAL_GP1CON (PIN_CON_CON(GP1_0, 0) | \
PIN_CON_CON(GP1_1, 0) | \
PIN_CON_CON(GP1_2, 0) | \
PIN_CON_CON(GP1_3, 0) | \
PIN_CON_CON(GP1_4, 0) | \
PIN_CON_CON(GP1_5, 0) | \
PIN_CON_CON(GP1_6, 0) | \
PIN_CON_CON(GP1_7, 0))
#define VAL_GP1OEN (PIN_OEN_INPUT(GP1_0) | \
PIN_OEN_INPUT(GP1_1) | \
PIN_OEN_INPUT(GP1_2) | \
PIN_OEN_INPUT(GP1_3) | \
PIN_OEN_INPUT(GP1_4) | \
PIN_OEN_INPUT(GP1_5) | \
PIN_OEN_INPUT(GP1_6) | \
PIN_OEN_INPUT(GP1_7))
#define VAL_GP1PUL (PIN_PUL_PULLUP(GP1_0) | \
PIN_PUL_PULLUP(GP1_1) | \
PIN_PUL_PULLUP(GP1_2) | \
PIN_PUL_PULLUP(GP1_3) | \
PIN_PUL_PULLUP(GP1_4) | \
PIN_PUL_PULLUP(GP1_5) | \
PIN_PUL_PULLUP(GP1_6) | \
PIN_PUL_PULLUP(GP1_7))
#define VAL_GP1OCE (PIN_OCE_NORMAL(GP1_0) | \
PIN_OCE_NORMAL(GP1_1) | \
PIN_OCE_NORMAL(GP1_2) | \
PIN_OCE_NORMAL(GP1_3) | \
PIN_OCE_NORMAL(GP1_4) | \
PIN_OCE_NORMAL(GP1_5) | \
PIN_OCE_NORMAL(GP1_6) | \
PIN_OCE_NORMAL(GP1_7))
/*
* P2 setup:
*
* P2.0 - PIN0 (CON0, GPIO - input pullup).
* P2.1 - PIN1 (CON0, GPIO - input pullup).
* P2.2 - BUTTON (CON0, GPIO - input floating).
* P2.3 - SWCLK (CON0, SWCLK).
* P2.4 - SWD (CON0, SWD).
* P2.5 - PIN5 (CON0, GPIO - input pullup).
* P2.6 - PIN6 (CON0, GPIO - input pullup).
* P2.7 - PIN7 (CON0, GPIO - input pullup).
*/
#define VAL_GP2CON (PIN_CON_CON(GP2_0, 0) | \
PIN_CON_CON(GP2_1, 0) | \
PIN_CON_CON(GP2_BUTTON, 0) | \
PIN_CON_CON(GP2_SWCLK, 0) | \
PIN_CON_CON(GP2_SWD, 0) | \
PIN_CON_CON(GP2_5, 0) | \
PIN_CON_CON(GP2_6, 0) | \
PIN_CON_CON(GP2_7, 0))
#define VAL_GP2OEN (PIN_OEN_INPUT(GP2_0) | \
PIN_OEN_INPUT(GP2_1) | \
PIN_OEN_INPUT(GP2_BUTTON) | \
PIN_OEN_INPUT(GP2_SWCLK) | \
PIN_OEN_INPUT(GP2_SWD) | \
PIN_OEN_INPUT(GP2_5) | \
PIN_OEN_INPUT(GP2_6) | \
PIN_OEN_INPUT(GP2_7))
#define VAL_GP2PUL (PIN_PUL_PULLUP(GP2_0) | \
PIN_PUL_PULLUP(GP2_1) | \
PIN_PUL_FLOATING(GP2_BUTTON) | \
PIN_PUL_PULLUP(GP2_SWCLK) | \
PIN_PUL_PULLUP(GP2_SWD) | \
PIN_PUL_PULLUP(GP2_5) | \
PIN_PUL_PULLUP(GP2_6) | \
PIN_PUL_PULLUP(GP2_7))
#define VAL_GP2OCE (PIN_OCE_NORMAL(GP2_0) | \
PIN_OCE_NORMAL(GP2_1) | \
PIN_OCE_NORMAL(GP2_BUTTON) | \
PIN_OCE_NORMAL(GP2_SWCLK) | \
PIN_OCE_NORMAL(GP2_SWD) | \
PIN_OCE_NORMAL(GP2_5) | \
PIN_OCE_NORMAL(GP2_6) | \
PIN_OCE_NORMAL(GP2_7))
/*===========================================================================*/
/* External declarations. */
/*===========================================================================*/
#if !defined(_FROM_ASM_)
#ifdef __cplusplus
extern "C" {
#endif
void boardInit(void);
#ifdef __cplusplus
}
#endif
#endif /* _FROM_ASM_ */
#endif /* BOARD_H */

9
os/hal/boards/ADI_EVAL_ADUCM410EBZ/board.mk
View File

@ -1,9 +0,0 @@
# List of all the board related files.
BOARDSRC = $(CHIBIOS)/os/hal/boards/ADI_EVAL_ADUCM410EBZ/board.c
# Required include directories
BOARDINC = $(CHIBIOS)/os/hal/boards/ADI_EVAL_ADUCM410EBZ
# Shared variables
ALLCSRC += $(BOARDSRC)
ALLINC += $(BOARDINC)

80
os/hal/ports/ADUCM/ADUCM41x/aducm_gp.h
View File

@ -1,80 +0,0 @@
/*
ChibiOS - Copyright (C) 2019 Rocco Marco Guglielmi
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/**
* @file ADUCM36x/aducm_gp.h
* @brief ADUCM GP units common header.
* @note This file requires definitions from the ADI ADUCM header file.
*
* @{
*/
#ifndef ADUCM_GP_H
#define ADUCM_GP_H
/*===========================================================================*/
/* Driver constants. */
/*===========================================================================*/
/**
* @name GP ports definitions
* @{
*/
#define GP0 ((aducm_gp_t *)pADI_GPIO0)
#define GP1 ((aducm_gp_t *)pADI_GPIO1)
#define GP2 ((aducm_gp_t *)pADI_GPIO2)
/** @} */
/*===========================================================================*/
/* Driver pre-compile time settings. */
/*===========================================================================*/
/*===========================================================================*/
/* Derived constants and error checks. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver data structures and types. */
/*===========================================================================*/
/**
* @brief ADUCM36x GPIO registers block.
*/
typedef struct {
volatile uint32_t CON;
volatile uint32_t OEN;
volatile uint32_t PUL;
volatile uint32_t OCE;
volatile uint32_t RES0;
volatile uint32_t IN;
volatile uint32_t OUT;
volatile uint32_t SET;
volatile uint32_t CLR;
volatile uint32_t TGL;
} aducm_gp_t;
/*===========================================================================*/
/* Driver macros. */
/*===========================================================================*/
/*===========================================================================*/
/* External declarations. */
/*===========================================================================*/
#endif /* ADUCM_GP_H */
/** @} */

69
os/hal/ports/ADUCM/ADUCM41x/aducm_isr.c
View File

@ -1,69 +0,0 @@
/*
ChibiOS - Copyright (C) 2019 Rocco Marco Guglielmi
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/**
* @file ADUCM36x/ADUCM_isr.h
* @brief ADUCM36x ISR handler code.
*
* @addtogroup ADUCM36x_ISR
* @{
*/
#include "hal.h"
/*===========================================================================*/
/* Driver local definitions. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver exported variables. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver local variables. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver local functions. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver interrupt handlers. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver exported functions. */
/*===========================================================================*/
/**
* @brief Enables IRQ sources.
*
* @notapi
*/
void irqInit(void) {
}
/**
* @brief Disables IRQ sources.
*
* @notapi
*/
void irqDeinit(void) {
}
/** @} */

98
os/hal/ports/ADUCM/ADUCM41x/aducm_isr.h
View File

@ -1,98 +0,0 @@
/*
ChibiOS - Copyright (C) 2019 Rocco Marco Guglielmi
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/**
* @file ADUCM41x/aducm_isr.h
* @brief ADUCM41x ISR handler header.
*
* @addtogroup ADUCM41x_ISR
* @{
*/
#ifndef ADUCM_ISR_H
#define ADUCM_ISR_H
/*===========================================================================*/
/* Driver constants. */
/*===========================================================================*/
/**
* @name ISR names and numbers remapping
* @{
*/
/*
* SPI units.
*/
#define ADUCM_SPI0_HANDLER Vector88
#define ADUCM_SPI1_HANDLER Vector8C
#define ADUCM_SPI0_NUMBER 18
#define ADUCM_SPI1_NUMBER 19
/*
* TIM units.
*/
#define ADUCM_TIMER0_HANDLER Vector6C
#define ADUCM_TIMER1_HANDLER Vector70
#define ADUCM_TIMER2_HANDLER Vector40
#define ADUCM_TIMER3_HANDLER Vector64
#define ADUCM_TIMER0_NUMBER 11
#define ADUCM_TIMER1_NUMBER 12
#define ADUCM_TIMER2_NUMBER 0
#define ADUCM_TIMER3_NUMBER 9
/*
* UART units.
*/
#define ADUCM_UART0_HANDLER Vector84
#define ADUCM_UART0_NUMBER 17
/** @} */
/*===========================================================================*/
/* Driver pre-compile time settings. */
/*===========================================================================*/
/*===========================================================================*/
/* Derived constants and error checks. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver data structures and types. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver macros. */
/*===========================================================================*/
/*===========================================================================*/
/* External declarations. */
/*===========================================================================*/
#ifdef __cplusplus
extern "C" {
#endif
void irqInit(void);
void irqDeinit(void);
#ifdef __cplusplus
}
#endif
#endif /* ADUCM_ISR_H */
/** @} */

133
os/hal/ports/ADUCM/ADUCM41x/hal_lld.c
View File

@ -1,133 +0,0 @@
/*
ChibiOS - Copyright (C) 2019 Rocco Marco Guglielmi
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/**
* @file ADUCM41x/hal_lld.c
* @brief ADUCM41x HAL subsystem low level driver source.
*
* @addtogroup HAL
* @{
*/
#include "hal.h"
/*===========================================================================*/
/* Driver local definitions. */
/*===========================================================================*/
/**
* @brief Reset value of the CLKCON0 register.
*/
#define ADUCM_CLKCON0_RESET 0x043CU
/**
* @brief Reset value of the CLKCON0 register.
*/
#define ADUCM_CLKCON1_RESET 0x0048U
/*===========================================================================*/
/* Driver exported variables. */
/*===========================================================================*/
/**
* @brief CMSIS system core clock variable.
* @note It is declared in system_ADuCM41x.h.
*/
uint32_t SystemCoreClock = ADUCM_HCLK;
/*===========================================================================*/
/* Driver local variables and types. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver local functions. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver interrupt handlers. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver exported functions. */
/*===========================================================================*/
/**
* @brief Low level HAL driver initialization.
*
* @notapi
*/
void hal_lld_init(void) {
/* DMA subsystems initialization.*/
#if defined(ADUCM_DMA_REQUIRED)
dmaInit();
#endif
/* IRQ subsystem initialization.*/
irqInit();
/* Disabling Watchdog timer which is enabled by default. */
#if HAL_CFG_DISABLE_WDG
pADI_WDT->CON = 0;
#endif
}
/**
* @brief ADUCM clocks and PLL initialization.
* @note All the involved constants come from the file @p board.h.
* @note This function should be invoked just after the system reset.
*
* @special
*/
void aducm_clock_init(void) {
#if !ADUCM_NO_INIT
/* Switching the clock source to the internal oscillator. */
pADI_CLK->CLKCON0 = ADUCM_CLKMUX_HFOSC;
/* Configuring the clock sources. */
pADI_CLK->CLKCON0 |= ADUCM_CLKOUT | ADUCM_AMUX | ADUCM_ANAROOT;
/* Managing the clock dividers. */
pADI_CLK->CLKCON1 = ADUCM_CDHCLK_DIV | ADUCM_CDPCLK0_DIV |
ADUCM_CDPCLK1_DIV | ADUCM_CDANACLK_DIV;
#if((ADUCM_CLKMUX == ADUCM_CLKMUX_SPLL) || \
(ADUCM_CLKOUT == ADUCM_CLKOUT_SPLL) || \
(ADUCM_ANAROOT == ADUCM_ANAROOT_SPLL))
/* Enabling PLL auto-gate.*/
pADI_PLL->PLLPDCTRL |= BITM_PLL_MMRS_PLLPDCTRL_TOTPDB;
#endif
/* Changing the clock source. Note that the field is already zeroed by the
previous configuration. */
pADI_CLK->CLKCON0 |= ADUCM_CLKMUX;
#if((ADUCM_CLKMUX == ADUCM_CLKMUX_SPLL) || \
(ADUCM_CLKOUT == ADUCM_CLKOUT_SPLL) || \
(ADUCM_ANAROOT == ADUCM_ANAROOT_SPLL))
/* Waits until the SPLL is stable */
while ((pADI_CLK->CLKSTAT0 & ADUCM_SPLL_STA_MASK) == ADUCM_SPLL_STA_UNLOCKED)
;
#endif
#endif /* !ADUCM_NO_INIT */
}
/** @} */

436
os/hal/ports/ADUCM/ADUCM41x/hal_lld.h
View File

@ -1,436 +0,0 @@
/*
ChibiOS - Copyright (C) 2019 Rocco Marco Guglielmi
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/**
* @file ADUCM41x/hal_lld.h
* @brief ADUCM41x HAL subsystem low level driver header.
* @pre This module requires the following macros to be defined in the
* @p board.h file:
* - ADUCM_LFXTAL.
* .
* One of the following macros must also be defined:
* - ADUCM410.
* .
*
* @addtogroup HAL
* @{
*/
#ifndef HAL_LLD_H
#define HAL_LLD_H
/*===========================================================================*/
/* Driver constants. */
/*===========================================================================*/
/**
* @name Platform identification macros
* @{
*/
#if defined(ADUCM410) || defined(__DOXYGEN__)
#define PLATFORM_NAME "ADUCM410 Precision Analog MCU with 16-bit MDIO interface"
#else
#error "ADUCM41x device unsupported or not specified"
#endif
/** @} */
/**
* @name Absolute Maximum Ratings
* @{
*/
#if defined(ADUCM410) || defined(__DOXYGEN__)
/**
* @brief Absolute maximum external clock.
*/
#define ADUCM_EXTCLK_MAX 32000000
/**
* @brief Absolute minimum external clock.
*/
#define ADUCM_EXTCLK_MIN 16000000
/**
* @brief Absolute maximum external clock.
*/
#define ADUCM_AFE_CLK_MAX 32000000
/**
* @brief Absolute minimum external clock.
*/
#define ADUCM_AFE_CLK_MIN 32000000
#endif
/** @} */
/**
* @name Internal clock sources
* @{
*/
#define ADUCM_HFOSC 16000000 /**< High speed internal clock. */
#define ADUCM_SPLL 160000000 /**< System PLL clock. */
#define ADUCM_LFOSC 32768 /**< Low speed internal clock. */
/** @} */
/**
* @name CLKCON0 register bits definitions
* @{
*/
#define ADUCM_CLKMUX_HFOSC (0 << 0) /**< Clock source is HFOSC. */
#define ADUCM_CLKMUX_SPLL (1 << 0) /**< Clock source is SPLL. */
#define ADUCM_CLKMUX_EXTCLK (3 << 0) /**< Clock source is EXTCLK. */
#define ADUCM_CLKOUT_HFOSC (0 << 2) /**< Clock out 16 MHz. */
#define ADUCM_CLKOUT_ROOTCLK (1 << 2) /**< Clock out Root Clock. */
#define ADUCM_CLKOUT_LFOSC (3 << 2) /**< Clock out 32 KHz. */
#define ADUCM_CLKOUT_CORECLK (4 << 2) /**< Clock out Core Clock. */
#define ADUCM_CLKOUT_PCLK0 (5 << 2) /**< Clock out Periph. Clock 0. */
#define ADUCM_CLKOUT_PCLK1 (6 << 2) /**< Clock out Periph. Clock 1. */
#define ADUCM_CLKOUT_PCLK2 (7 << 2) /**< Clock out Periph. Clock 2. */
#define ADUCM_CLKOUT_ATS (8 << 2) /**< Clock out Analog Test Sign.*/
#define ADUCM_CLKOUT_T0 (9 << 2) /**< Clock out Timer 0. */
#define ADUCM_CLKOUT_WUT (10 << 2) /**< Clock out Wake-up Timer. */
#define ADUCM_CLKOUT_T3 (11 << 2) /**< Clock out Timer 3. */
#define ADUCM_CLKOUT_HCLK (12 << 2) /**< Clock out HCLK. */
#define ADUCM_CLKOUT_SPLL (13 << 2) /**< Clock out System PLL. */
#define ADUCM_CLKOUT_DISABLED (15 << 2) /**< Clock out Disabled. */
#define ADUCM_AMUX_HFOSC (0 << 7) /**< AMux is 16 MHz. */
#define ADUCM_AMUX_EXTCLK (2 << 7) /**< AMux is EXTCLK. */
#define ADUCM_SPLLIE_ENABLED (1 << 9) /**< PLL Lock/Unlock IRQ en. */
#define ADUCM_SPLLIE_DISABLED (0 << 9) /**< PLL Lock/Unlock IRQ dis. */
#define ADUCM_ANAROOT_AMUX (0 << 10) /**< Analog clock is AMux. */
#define ADUCM_ANAROOT_AMUX_X2 (1 << 10) /**< Analog clock is AMux x 2. */
#define ADUCM_ANAROOT_SPLL (2 << 10) /**< Analog clock is System PLL.*/
#define ADUCM_ANAROOT_EXTCLK (3 << 10) /**< Analog clock is EXTCLK. */
/** @} */
/**
* @name CLKCON1 register bits definitions
* @{
*/
#define ADUCM_CDHCLK_DIV1 (0 << 0) /**< HCLK divided by 1. */
#define ADUCM_CDHCLK_DIV2 (1 << 0) /**< HCLK divided by 2. */
#define ADUCM_CDHCLK_DIV4 (2 << 0) /**< HCLK divided by 4. */
#define ADUCM_CDHCLK_DIV8 (3 << 0) /**< HCLK divided by 8. */
#define ADUCM_CDHCLK_DIV16 (4 << 0) /**< HCLK divided by 16. */
#define ADUCM_CDHCLK_DIV32 (5 << 0) /**< HCLK divided by 32. */
#define ADUCM_CDHCLK_DIV64 (6 << 0) /**< HCLK divided by 64. */
#define ADUCM_CDHCLK_DIV128 (7 << 0) /**< HCLK divided by 128. */
#define ADUCM_CDPCLK0_DIV1 (0 << 3) /**< PCLK0 divided by 1. */
#define ADUCM_CDPCLK0_DIV2 (1 << 3) /**< PCLK0 divided by 2. */
#define ADUCM_CDPCLK0_DIV4 (2 << 3) /**< PCLK0 divided by 4. */
#define ADUCM_CDPCLK0_DIV8 (3 << 3) /**< PCLK0 divided by 8. */
#define ADUCM_CDPCLK0_DIV16 (4 << 3) /**< PCLK0 divided by 16. */
#define ADUCM_CDPCLK0_DIV32 (5 << 3) /**< PCLK0 divided by 32. */
#define ADUCM_CDPCLK0_DIV64 (6 << 3) /**< PCLK0 divided by 64. */
#define ADUCM_CDPCLK0_DIV128 (7 << 3) /**< PCLK0 divided by 128. */
#define ADUCM_CDPCLK1_DIV1 (0 << 6) /**< PCLK1 divided by 1. */
#define ADUCM_CDPCLK1_DIV2 (1 << 6) /**< PCLK1 divided by 2. */
#define ADUCM_CDPCLK1_DIV4 (2 << 6) /**< PCLK1 divided by 4. */
#define ADUCM_CDPCLK1_DIV8 (3 << 6) /**< PCLK1 divided by 8. */
#define ADUCM_CDPCLK1_DIV16 (4 << 6) /**< PCLK1 divided by 16. */
#define ADUCM_CDPCLK1_DIV32 (5 << 6) /**< PCLK1 divided by 32. */
#define ADUCM_CDPCLK1_DIV64 (6 << 6) /**< PCLK1 divided by 64. */
#define ADUCM_CDPCLK1_DIV128 (7 << 6) /**< PCLK1 divided by 128. */
#define ADUCM_CDANACLK_DIV1 (0 << 9) /**< Analog FE divided by 1. */
#define ADUCM_CDANACLK_DIV2 (1 << 9) /**< Analog FE divided by 2. */
#define ADUCM_CDANACLK_DIV4 (2 << 9) /**< Analog FE divided by 4. */
#define ADUCM_CDANACLK_DIV8 (3 << 9) /**< Analog FE divided by 8. */
#define ADUCM_CDANACLK_DIV16 (4 << 9) /**< Analog FE divided by 16. */
#define ADUCM_CDANACLK_DIV32 (5 << 9) /**< Analog FE divided by 32. */
#define ADUCM_CDANACLK_DIV64 (6 << 9) /**< Analog FE divided by 64. */
#define ADUCM_CDANACLK_DIV128 (7 << 9) /**< Analog FE divided by 128. */
/** @} */
/**
* @name CLKSTAT0 register bits definitions
* @{
*/
#define ADUCM_SPLL_STA_MASK 0x0001 /**< System PLL status mask. */
#define ADUCM_SPLL_STA_UNLOCKED (0 << 0) /**< System PLL locked. */
#define ADUCM_SPLL_STA_LOCKED (1 << 0) /**< System PLL unlocked. */
/** @} */
/*===========================================================================*/
/* Driver pre-compile time settings. */
/*===========================================================================*/
/**
* @name Configuration options
* @{
*/
/**
* @brief Disables the CA initialization in the HAL.
*/
#if !defined(ADUCM_NO_INIT) || defined(__DOXYGEN__)
#define ADUCM_NO_INIT FALSE
#endif
/**
* @brief Main clock source selection.
*/
#if !defined(ADUCM_CLKMUX) || defined(__DOXYGEN__)
#define ADUCM_CLKMUX ADUCM_CLKMUX_SPLL
#endif
/**
* @brief Clock out source selection.
*/
#if !defined(ADUCM_CLKOUT) || defined(__DOXYGEN__)
#define ADUCM_CLKOUT ADUCM_CLKOUT_DISABLED
#endif
/**
* @brief Analog clock multiplexer selection.
*/
#if !defined(ADUCM_AMUX) || defined(__DOXYGEN__)
#define ADUCM_AMUX ADUCM_AMUX_HFOSC
#endif
/** @} */
/**
* @brief Analog clock root source.
*/
#if !defined(ADUCM_ANAROOT) || defined(__DOXYGEN__)
#define ADUCM_ANAROOT ADUCM_ANAROOT_AMUX_X2
#endif
/** @} */
/**
* @brief High Speed Bus clock divider.
*/
#if !defined(ADUCM_CDHCLK_DIV) || defined(__DOXYGEN__)
#define ADUCM_CDHCLK_DIV ADUCM_CDHCLK_DIV1
#endif
/** @} */
/**
* @brief Peripheral Bus 0 clock divider.
*/
#if !defined(ADUCM_CDPCLK0_DIV) || defined(__DOXYGEN__)
#define ADUCM_CDPCLK0_DIV ADUCM_CDPCLK0_DIV1
#endif
/** @} */
/**
* @brief Peripheral Bus 1 clock divider.
*/
#if !defined(ADUCM_CDPCLK1_DIV) || defined(__DOXYGEN__)
#define ADUCM_CDPCLK1_DIV ADUCM_CDPCLK1_DIV1
#endif
/** @} */
/**
* @brief ADC clock divider.
*/
#if !defined(ADUCM_CDANACLK_DIV) || defined(__DOXYGEN__)
#define ADUCM_CDANACLK_DIV ADUCM_CDANACLK_DIV1
#endif
/** @} */
/*===========================================================================*/
/* Derived constants and error checks. */
/*===========================================================================*/
/*
* Configuration-related checks.
*/
#if !defined(ADUCM41x_MCUCONF)
#error "Using a wrong mcuconf.h file, ADUCM41x_MCUCONF not defined"
#endif
/**
* @brief SYSCLK source.
*/
#if (ADUCM_CLKMUX == ADUCM_CLKMUX_HFOSC) || defined(__DOXYGEN__)
#define ADUCM_SYSCLK ADUCM_HFOSC
#elif ADUCM_CLKMUX == ADUCM_CLKMUX_SPLL
#define ADUCM_SYSCLK ADUCM_SPLL
#elif ADUCM_CLKMUX == ADUCM_CLKMUX_EXTCLK
#define ADUCM_SYSCLK ADUCM_EXTCLK
#else
#error "invalid ADUCM_CLKMUX value specified"
#endif
/**
* @brief AMUX source.
*/
#if (ADUCM_AMUX == ADUCM_AMUX_HFOSC) || defined(__DOXYGEN__)
#define ADUCM_AMUX_CLK ADUCM_HFOSC
#elif ADUCM_ANAROOT == ADUCM_ANAROOT_EXTCLK
#define ADUCM_AMUX_CLK ADUCM_EXTCLK
#else
#error "invalid ADUCM_AMUX value specified"
#endif
#if (ADUCM_CLKMUX == ADUCM_CLKMUX_EXTCLK) || (ADUCM_ANAROOT == ADUCM_ANAROOT_EXTCLK)
/* External clock frequency check.*/
#if (ADUCM_EXTCLK < ADUCM_EXTCLK_MIN) || (ADUCM_EXTCLK > ADUCM_EXTCLK_MAX)
#error "ADUCM_EXTCLK outside acceptable range (ADUCM_EXTCLK_MIN...ADUCM_EXTCLK_MAX)"
#endif
#endif
/**
* @brief ANAROOT source.
*/
#if (ADUCM_ANAROOT == ADUCM_ANAROOT_AMUX) || defined(__DOXYGEN__)
#define ADUCM_ANAROOT_CLK ADUCM_AMUX_CLK
#elif ADUCM_ANAROOT == ADUCM_ANAROOT_AMUX_X2
#define ADUCM_ANAROOT_CLK (ADUCM_AMUX_CLK * 2)
#elif ADUCM_ANAROOT == ADUCM_ANAROOT_SPLL
#define ADUCM_ANAROOT_CLK ADUCM_SPLL
#elif ADUCM_ANAROOT == ADUCM_CLKMUX_EXTCLK
#define ADUCM_ANAROOT_CLK ADUCM_EXTCLK
#else
#error "invalid ADUCM_ANAROOT value specified"
#endif
/**
* @brief HCLK frequency.
*/
#if (ADUCM_CDHCLK_DIV == ADUCM_CDHCLK_DIV1) || defined(__DOXYGEN__)
#define ADUCM_HCLK (ADUCM_SYSCLK / 1)
#elif ADUCM_CDHCLK_DIV == ADUCM_CDHCLK_DIV2
#define ADUCM_HCLK (ADUCM_SYSCLK / 2)
#elif ADUCM_CDHCLK_DIV == ADUCM_CDHCLK_DIV4
#define ADUCM_HCLK (ADUCM_SYSCLK / 4)
#elif ADUCM_CDHCLK_DIV == ADUCM_CDHCLK_DIV8
#define ADUCM_HCLK (ADUCM_SYSCLK / 8)
#elif ADUCM_CDHCLK_DIV == ADUCM_CDHCLK_DIV16
#define ADUCM_HCLK (ADUCM_SYSCLK / 16)
#elif ADUCM_CDHCLK_DIV == ADUCM_CDHCLK_DIV32
#define ADUCM_HCLK (ADUCM_SYSCLK / 32)
#elif ADUCM_CDHCLK_DIV == ADUCM_CDHCLK_DIV64
#define ADUCM_HCLK (ADUCM_SYSCLK / 64)
#elif ADUCM_CDHCLK_DIV == ADUCM_CDHCLK_DIV128
#define ADUCM_HCLK (ADUCM_SYSCLK / 128)
#else
#error "invalid ADUCM_CDHCLK_DIV value specified"
#endif
/**
* @brief PCLK0 frequency.
*/
#if (ADUCM_CDPCLK0_DIV == ADUCM_CDPCLK0_DIV1) || defined(__DOXYGEN__)
#define ADUCM_PCLK0 (ADUCM_SYSCLK / 1)
#elif ADUCM_CDPCLK0_DIV == ADUCM_CDPCLK0_DIV2
#define ADUCM_PCLK0 (ADUCM_SYSCLK / 2)
#elif ADUCM_CDPCLK0_DIV == ADUCM_CDPCLK0_DIV4
#define ADUCM_PCLK0 (ADUCM_SYSCLK / 4)
#elif ADUCM_CDPCLK0_DIV == ADUCM_CDPCLK0_DIV8
#define ADUCM_PCLK0 (ADUCM_SYSCLK / 8)
#elif ADUCM_CDPCLK0_DIV == ADUCM_CDPCLK0_DIV16
#define ADUCM_PCLK0 (ADUCM_SYSCLK / 16)
#elif ADUCM_CDPCLK0_DIV == ADUCM_CDPCLK0_DIV32
#define ADUCM_PCLK0 (ADUCM_SYSCLK / 32)
#elif ADUCM_CDPCLK0_DIV == ADUCM_CDPCLK0_DIV64
#define ADUCM_PCLK0 (ADUCM_SYSCLK / 64)
#elif ADUCM_CDPCLK0_DIV == ADUCM_CDPCLK0_DIV128
#define ADUCM_PCLK0 (ADUCM_SYSCLK / 128)
#else
#error "invalid ADUCM_CDPCLK0_DIV value specified"
#endif
/**
* @brief PCLK1 frequency.
*/
#if (ADUCM_CDPCLK1_DIV == ADUCM_CDPCLK1_DIV1) || defined(__DOXYGEN__)
#define ADUCM_PCLK1 (ADUCM_SYSCLK / 1)
#elif ADUCM_CDPCLK1_DIV == ADUCM_CDPCLK1_DIV2
#define ADUCM_PCLK1 (ADUCM_SYSCLK / 2)
#elif ADUCM_CDPCLK1_DIV == ADUCM_CDPCLK1_DIV4
#define ADUCM_PCLK1 (ADUCM_SYSCLK / 4)
#elif ADUCM_CDPCLK1_DIV == ADUCM_CDPCLK1_DIV8
#define ADUCM_PCLK1 (ADUCM_SYSCLK / 8)
#elif ADUCM_CDPCLK1_DIV == ADUCM_CDPCLK1_DIV16
#define ADUCM_PCLK1 (ADUCM_SYSCLK / 16)
#elif ADUCM_CDPCLK1_DIV == ADUCM_CDPCLK1_DIV32
#define ADUCM_PCLK1 (ADUCM_SYSCLK / 32)
#elif ADUCM_CDPCLK1_DIV == ADUCM_CDPCLK1_DIV64
#define ADUCM_PCLK1 (ADUCM_SYSCLK / 64)
#elif ADUCM_CDPCLK1_DIV == ADUCM_CDPCLK1_DIV128
#define ADUCM_PCLK1 (ADUCM_SYSCLK / 128)
#else
#error "invalid ADUCM_CDPCLK1_DIV value specified"
#endif
/**
* @brief Analog Front End frequency.
*/
#if (ADUCM_CDANACLK_DIV == ADUCM_CDANACLK_DIV1) || defined(__DOXYGEN__)
#define ADUCM_AFE_CLK (ADUCM_ANAROOT_CLK / 1)
#elif ADUCM_CDANACLK_DIV == ADUCM_CDANACLK_DIV2
#define ADUCM_AFE_CLK (ADUCM_ANAROOT_CLK / 2)
#elif ADUCM_CDANACLK_DIV == ADUCM_CDANACLK_DIV4
#define ADUCM_AFE_CLK (ADUCM_ANAROOT_CLK / 4)
#elif ADUCM_CDANACLK_DIV == ADUCM_CDANACLK_DIV8
#define ADUCM_AFE_CLK (ADUCM_ANAROOT_CLK / 8)
#elif ADUCM_CDANACLK_DIV == ADUCM_CDANACLK_DIV16
#define ADUCM_AFE_CLK (ADUCM_ANAROOT_CLK / 16)
#elif ADUCM_CDANACLK_DIV == ADUCM_CDANACLK_DIV32
#define ADUCM_AFE_CLK (ADUCM_ANAROOT_CLK / 32)
#elif ADUCM_CDANACLK_DIV == ADUCM_CDANACLK_DIV64
#define ADUCM_AFE_CLK (ADUCM_ANAROOT_CLK / 64)
#elif ADUCM_CDANACLK_DIV == ADUCM_CDANA_DIV128
#define ADUCM_AFE_CLK (ADUCM_ANAROOT_CLK / 128)
#else
#error "invalid ADUCM_CDANA_DIV value specified"
#endif
/*
* Analog Front End clock check.
*/
#if (ADUCM_AFE_CLK < ADUCM_AFE_CLK_MIN) || (ADUCM_AFE_CLK > ADUCM_AFE_CLK_MAX)
#warning "The AFE is calibrated to work with a 32MHz clock."
#endif
/*===========================================================================*/
/* Driver data structures and types. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver macros. */
/*===========================================================================*/
/*===========================================================================*/
/* External declarations. */
/*===========================================================================*/
/* Various helpers.*/
#include "nvic.h"
#include "cache.h"
#include "aducm_isr.h"
#ifdef __cplusplus
extern "C" {
#endif
void hal_lld_init(void);
void aducm_clock_init(void);
#ifdef __cplusplus
}
#endif
#endif /* HAL_LLD_H */
/** @} */

113
os/hal/ports/ADUCM/ADUCM41x/hal_st_lld.c
View File

@ -1,113 +0,0 @@
/*
ChibiOS - Copyright (C) 2019 Rocco Marco Guglielmi
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/**
* @file ADUCM36x/hal_st_lld.c
* @brief ST Driver subsystem low level driver code.
*
* @addtogroup ST
* @{
*/
#include "hal.h"
#if (OSAL_ST_MODE != OSAL_ST_MODE_NONE) || defined(__DOXYGEN__)
/*===========================================================================*/
/* Driver local definitions. */
/*===========================================================================*/
#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
#define SYSTICK_CK ADUCM_HCLK
#if SYSTICK_CK % OSAL_ST_FREQUENCY != 0
#error "the selected ST frequency is not obtainable because integer rounding"
#endif
#if (SYSTICK_CK / OSAL_ST_FREQUENCY) - 1 > 0xFFFFFF
#error "the selected ST frequency is not obtainable because SysTick timer counter limits"
#endif
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
/*===========================================================================*/
/* Driver exported variables. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver local types. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver local variables and types. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver local functions. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver interrupt handlers. */
/*===========================================================================*/
#if (OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC) || defined(__DOXYGEN__)
/**
* @brief System Timer vector.
* @details This interrupt is used for system tick in periodic mode.
*
* @isr
*/
OSAL_IRQ_HANDLER(SysTick_Handler) {
OSAL_IRQ_PROLOGUE();
osalSysLockFromISR();
osalOsTimerHandlerI();
osalSysUnlockFromISR();
OSAL_IRQ_EPILOGUE();
}
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
/*===========================================================================*/
/* Driver exported functions. */
/*===========================================================================*/
/**
* @brief Low level ST driver initialization.
*
* @notapi
*/
void st_lld_init(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
/* Periodic systick mode, the Cortex-Mx internal systick timer is used
in this mode.*/
SysTick->LOAD = (SYSTICK_CK / OSAL_ST_FREQUENCY) - 1;
SysTick->VAL = 0;
SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
SysTick_CTRL_ENABLE_Msk |
SysTick_CTRL_TICKINT_Msk;
/* IRQ enabled.*/
nvicEnableVector(HANDLER_SYSTICK, ADUCM_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
#endif /* OSAL_ST_MODE != OSAL_ST_MODE_NONE */
/** @} */

167
os/hal/ports/ADUCM/ADUCM41x/hal_st_lld.h
View File

@ -1,167 +0,0 @@
/*
ChibiOS - Copyright (C) 2019 Rocco Marco Guglielmi
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/**
* @file ADUCM41x/hal_st_lld.h
* @brief ST Driver subsystem low level driver header.
* @details This header is designed to be include-able without having to
* include other files from the HAL.
*
* @addtogroup ST
* @{
*/
#ifndef HAL_ST_LLD_H
#define HAL_ST_LLD_H
#include "mcuconf.h"
/*===========================================================================*/
/* Driver constants. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver pre-compile time settings. */
/*===========================================================================*/
/**
* @name Configuration options
* @{
*/
/**
* @brief SysTick timer IRQ priority.
*/
#if !defined(ADUCM_ST_IRQ_PRIORITY) || defined(__DOXYGEN__)
#define ADUCM_ST_IRQ_PRIORITY 3
#endif
/**
* @brief TIMx unit (by number) to be used for free running operations.
* @note You must select a 32 bits timer if a 32 bits @p systick_t type
* is required.
* @note Timers 0, 1, 2 are supported.
*/
#if !defined(ADUCM_ST_USE_TIMER) || defined(__DOXYGEN__)
#define ADUCM_ST_USE_TIMER 2
#endif
/** @} */
/*===========================================================================*/
/* Derived constants and error checks. */
/*===========================================================================*/
#if (OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING)
#error "Tickless mode still not supported on this platform."
#endif
/*===========================================================================*/
/* Driver data structures and types. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver macros. */
/*===========================================================================*/
/*===========================================================================*/
/* External declarations. */
/*===========================================================================*/
#ifdef __cplusplus
extern "C" {
#endif
void st_lld_init(void);
#ifdef __cplusplus
}
#endif
/*===========================================================================*/
/* Driver inline functions. */
/*===========================================================================*/
/**
* @brief Returns the time counter value.
*
* @return The counter value.
*
* @notapi
*/
static inline systime_t st_lld_get_counter(void) {
return (systime_t)0;
}
/**
* @brief Starts the alarm.
* @note Makes sure that no spurious alarms are triggered after
* this call.
*
* @param[in] abstime the time to be set for the first alarm
*
* @notapi
*/
static inline void st_lld_start_alarm(systime_t abstime) {
(void) abstime;
}
/**
* @brief Stops the alarm interrupt.
*
* @notapi
*/
static inline void st_lld_stop_alarm(void) {
}
/**
* @brief Sets the alarm time.
*
* @param[in] abstime the time to be set for the next alarm
*
* @notapi
*/
static inline void st_lld_set_alarm(systime_t abstime) {
(void) abstime;
}
/**
* @brief Returns the current alarm time.
*
* @return The currently set alarm time.
*
* @notapi
*/
static inline systime_t st_lld_get_alarm(void) {
return (systime_t)0;
}
/**
* @brief Determines if the alarm is active.
*
* @return The alarm status.
* @retval false if the alarm is not active.
* @retval true is the alarm is active
*
* @notapi
*/
static inline bool st_lld_is_alarm_active(void) {
return (bool)(0);
}
#endif /* HAL_ST_LLD_H */
/** @} */

30
os/hal/ports/ADUCM/ADUCM41x/platform.mk
View File

@ -1,30 +0,0 @@
# Required platform files.
PLATFORMSRC := $(CHIBIOS)/os/hal/ports/common/ARMCMx/nvic.c \
$(CHIBIOS)/os/hal/ports/ADUCM/ADUCM41x/aducm_isr.c \
$(CHIBIOS)/os/hal/ports/ADUCM/ADUCM41x/hal_lld.c \
$(CHIBIOS)/os/hal/ports/ADUCM/ADUCM41x/hal_st_lld.c
# Required include directories.
PLATFORMINC := $(CHIBIOS)/os/hal/ports/common/ARMCMx \
$(CHIBIOS)/os/hal/ports/ADUCM/ADUCM41x
# Optional platform files.
ifeq ($(USE_SMART_BUILD),yes)
# Configuration files directory
ifeq ($(HALCONFDIR),)
ifeq ($(CONFDIR),)
HALCONFDIR = .
else
HALCONFDIR := $(CONFDIR)
endif
endif
HALCONF := $(strip $(shell cat $(HALCONFDIR)/halconf.h | egrep -e "\#define"))
else
endif
# Shared variables
ALLCSRC += $(PLATFORMSRC)
ALLINC += $(PLATFORMINC)