andreika-git
/
ChibiOS
mirror of https://github.com/andreika-git/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

More readable conditions. 

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@14222 27425a3e-05d8-49a3-a47f-9c15f0e5edd8
This commit is contained in:
Giovanni Di Sirio 2021-04-18 09:09:54 +00:00
parent dfb98a1b5e
commit dc9b229679
2 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
os/common/ports/ARMv6-M-RP2/chcore.c
View File

@ -96,7 +96,7 @@ void PendSV_Handler(void) {
/* Writing back the modified PSP value.*/ /* Writing back the modified PSP value.*/
__set_PSP((uint32_t)ctxp); __set_PSP((uint32_t)ctxp);
#if CH_CFG_SMP_MODE != FALSE #if CH_CFG_SMP_MODE== TRUE
/* Interrupts have been re-enabled in the ASM part but the spinlock is /* Interrupts have been re-enabled in the ASM part but the spinlock is
still taken, releasing it.*/ still taken, releasing it.*/
port_spinlock_release(); port_spinlock_release();
@ -104,7 +104,7 @@ void PendSV_Handler(void) {
} }
#endif /* CORTEX_ALTERNATE_SWITCH */ #endif /* CORTEX_ALTERNATE_SWITCH */
#if (CH_CFG_SMP_MODE != FALSE) || defined(__DOXYGEN__) #if (CH_CFG_SMP_MODE== TRUE) || defined(__DOXYGEN__)
/** /**
* @brief FIFO interrupt handler for core 0. * @brief FIFO interrupt handler for core 0.
* *
@ -164,7 +164,7 @@ CH_IRQ_HANDLER(Vector80) {
CH_IRQ_EPILOGUE(); CH_IRQ_EPILOGUE();
} }
#endif /* CH_CFG_SMP_MODE != FALSE */ #endif /* CH_CFG_SMP_MODE== TRUE */
/*===========================================================================*/ /*===========================================================================*/
/* Module exported functions. */ /* Module exported functions. */
@ -186,7 +186,7 @@ void port_init(os_instance_t *oip) {
/* Activating timer for this instance.*/ /* Activating timer for this instance.*/
port_timer_enable(oip); port_timer_enable(oip);
#if CH_CFG_SMP_MODE != FALSE #if CH_CFG_SMP_MODE== TRUE
/* FIFO handlers for each core.*/ /* FIFO handlers for each core.*/
SIO->FIFO_ST = SIO_FIFO_ST_ROE | SIO_FIFO_ST_WOF; SIO->FIFO_ST = SIO_FIFO_ST_ROE | SIO_FIFO_ST_WOF;
if (core_id == 0U) { if (core_id == 0U) {
@ -252,7 +252,7 @@ void __port_irq_epilogue(uint32_t lr) {
} }
} }
#if (CH_CFG_SMP_MODE != FALSE) || defined(__DOXYGEN__) #if (CH_CFG_SMP_MODE== TRUE) || defined(__DOXYGEN__)
/** /**
* @brief Takes the kernel spinlock. * @brief Takes the kernel spinlock.
*/ */
@ -268,6 +268,6 @@ void __port_spinlock_release(void) {
port_spinlock_release(); port_spinlock_release();
} }
#endif /* CH_CFG_SMP_MODE != FALSE */ #endif /* CH_CFG_SMP_MODE== TRUE */
/** @} */ /** @} */

2
os/common/ports/ARMv6-M-RP2/compilers/GCC/chcoreasm.S
View File

@ -105,7 +105,7 @@ __port_thread_start:
#if CH_DBG_STATISTICS #if CH_DBG_STATISTICS
bl __stats_stop_measure_crit_thd bl __stats_stop_measure_crit_thd
#endif #endif
#if CH_CFG_SMP_MODE != FALSE #if CH_CFG_SMP_MODE == TRUE
bl __port_spinlock_release bl __port_spinlock_release
#endif #endif
cpsie i cpsie i