Better mcuconf.h file for LPC11xx.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@2459 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
parent
56ce4d958c
commit
f650ce36c1
|
@ -31,6 +31,11 @@
|
||||||
/*
|
/*
|
||||||
* HAL driver system settings.
|
* HAL driver system settings.
|
||||||
*/
|
*/
|
||||||
|
#define LPC11xx_PLLCLK_SOURCE SYSPLLCLKSEL_SYSOSC
|
||||||
|
#define LPC11xx_SYSPLL_MUL 4
|
||||||
|
#define LPC11xx_SYSPLL_DIV 4
|
||||||
|
#define LPC11xx_MAINCLK_SOURCE SYSMAINCLKSEL_PLLOUT
|
||||||
|
#define LPC11xx_SYSABHCLK_DIV 1
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* ADC driver system settings.
|
* ADC driver system settings.
|
||||||
|
@ -47,7 +52,19 @@
|
||||||
/*
|
/*
|
||||||
* SERIAL driver system settings.
|
* SERIAL driver system settings.
|
||||||
*/
|
*/
|
||||||
|
#define LPC11xx_SERIAL_USE_UART0 TRUE
|
||||||
|
#define LPC11xx_SERIAL_FIFO_PRELOAD 16
|
||||||
|
#define LPC11xx_SERIAL_UART0CLKDIV 1
|
||||||
|
#define LPC11xx_SERIAL_UART0_IRQ_PRIORITY 3
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* SPI driver system settings.
|
* SPI driver system settings.
|
||||||
*/
|
*/
|
||||||
|
#define LPC11xx_SPI_USE_SSP0 TRUE
|
||||||
|
#define LPC11xx_SPI_USE_SSP1 FALSE
|
||||||
|
#define LPC11xx_SPI_SSP0CLKDIV 1
|
||||||
|
#define LPC11xx_SPI_SSP1CLKDIV 1
|
||||||
|
#define LPC11xx_SPI_SSP0_IRQ_PRIORITY 1
|
||||||
|
#define LPC11xx_SPI_SSP1_IRQ_PRIORITY 1
|
||||||
|
#define LPC11xx_SPI_SSP_ERROR_HOOK(spip) chSysHalt()
|
||||||
|
#define LPC11xx_SPI_SCK0_SELECTOR SCK0_IS_PIO2_11
|
||||||
|
|
|
@ -61,7 +61,7 @@
|
||||||
* @brief System PLL clock source.
|
* @brief System PLL clock source.
|
||||||
*/
|
*/
|
||||||
#if !defined(LPC11xx_PLLCLK_SOURCE) || defined(__DOXYGEN__)
|
#if !defined(LPC11xx_PLLCLK_SOURCE) || defined(__DOXYGEN__)
|
||||||
#define LPC11xx_PLLCLK_SOURCE SYSPLLCLKSEL_SYSOSC
|
#define LPC11xx_PLLCLK_SOURCE SYSPLLCLKSEL_SYSOSC
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/**
|
/**
|
||||||
|
@ -70,7 +70,7 @@
|
||||||
* must not exceed the CCO ratings.
|
* must not exceed the CCO ratings.
|
||||||
*/
|
*/
|
||||||
#if !defined(LPC11xx_SYSPLL_MUL) || defined(__DOXYGEN__)
|
#if !defined(LPC11xx_SYSPLL_MUL) || defined(__DOXYGEN__)
|
||||||
#define LPC11xx_SYSPLL_MUL 4
|
#define LPC11xx_SYSPLL_MUL 4
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/**
|
/**
|
||||||
|
@ -78,14 +78,14 @@
|
||||||
* @note The value must be chosen between (2, 4, 8, 16).
|
* @note The value must be chosen between (2, 4, 8, 16).
|
||||||
*/
|
*/
|
||||||
#if !defined(LPC11xx_SYSPLL_DIV) || defined(__DOXYGEN__)
|
#if !defined(LPC11xx_SYSPLL_DIV) || defined(__DOXYGEN__)
|
||||||
#define LPC11xx_SYSPLL_DIV 4
|
#define LPC11xx_SYSPLL_DIV 4
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @brief System main clock source.
|
* @brief System main clock source.
|
||||||
*/
|
*/
|
||||||
#if !defined(LPC11xx_MAINCLK_SOURCE) || defined(__DOXYGEN__)
|
#if !defined(LPC11xx_MAINCLK_SOURCE) || defined(__DOXYGEN__)
|
||||||
#define LPC11xx_MAINCLK_SOURCE SYSMAINCLKSEL_PLLOUT
|
#define LPC11xx_MAINCLK_SOURCE SYSMAINCLKSEL_PLLOUT
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/**
|
/**
|
||||||
|
@ -93,7 +93,7 @@
|
||||||
* @note The value must be chosen between (1...255).
|
* @note The value must be chosen between (1...255).
|
||||||
*/
|
*/
|
||||||
#if !defined(LPC11xx_SYSCLK_DIV) || defined(__DOXYGEN__)
|
#if !defined(LPC11xx_SYSCLK_DIV) || defined(__DOXYGEN__)
|
||||||
#define LPC11xx_SYSABHCLK_DIV 1
|
#define LPC11xx_SYSABHCLK_DIV 1
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
|
|
Loading…
Reference in New Issue