andreika-git
/
ChibiOS
mirror of https://github.com/andreika-git/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Improved check. 

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@15863 27425a3e-05d8-49a3-a47f-9c15f0e5edd8
This commit is contained in:
Giovanni Di Sirio 2022-12-08 14:29:22 +00:00
parent 7e04142345
commit f67c8298d5
1 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
os/hal/ports/STM32/STM32H7xx/hal_lld_type3.h
View File

@ -325,6 +325,10 @@
#define STM32_CDCPRE_DIV4 RCC_CDCFGR1_CDCPRE_DIV4
#define STM32_CDCPRE_DIV8 RCC_CDCFGR1_CDCPRE_DIV8
#define STM32_CDCPRE_DIV16 RCC_CDCFGR1_CDCPRE_DIV16
#define STM32_CDCPRE_DIV64 RCC_CDCFGR1_CDCPRE_DIV64
#define STM32_CDCPRE_DIV128 RCC_CDCFGR1_CDCPRE_DIV128
#define STM32_CDCPRE_DIV256 RCC_CDCFGR1_CDCPRE_DIV256
#define STM32_CDCPRE_DIV512 RCC_CDCFGR1_CDCPRE_DIV512
#define STM32_CDHPRE_DIV1 (0U)
#define STM32_CDHPRE_DIV2 RCC_CDCFGR1_HPRE_DIV2
@ -708,7 +712,8 @@
/**
* @brief PLL1 DIVP divider.
* @note The allowed values are 1..128. 2 after reset.
* @note The allowed values are 2..128. 2 after reset.
* @note Odd values not allowed.
*/
#if !defined(STM32_PLL1_DIVP_VALUE) || defined(__DOXYGEN__)
#define STM32_PLL1_DIVP_VALUE 2
@ -1720,8 +1725,8 @@
/**
* @brief PLL1 DIVP field.
*/
#if ((STM32_PLL1_DIVP_VALUE >= 1) && (STM32_PLL1_DIVP_VALUE <= 128)) || \
defined(__DOXYGEN__)
#if ((STM32_PLL1_DIVP_VALUE >= 2) && (STM32_PLL1_DIVP_VALUE <= 128) && \
((STM32_PLL1_DIVP_VALUE & 0x1) == 0x0)) || defined(__DOXYGEN__)
#define STM32_PLL1_DIVP ((STM32_PLL1_DIVP_VALUE - 1U) << RCC_PLL1DIVR_P1_Pos)
#else
#error "invalid STM32_PLL1_DIVP_VALUE value specified"