andreika-git
/
ChibiOS
mirror of https://github.com/andreika-git/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

STM32WB: fix compilation of USB board 

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@14637 27425a3e-05d8-49a3-a47f-9c15f0e5edd8
This commit is contained in:
akscram 2021-08-11 13:22:09 +00:00
parent 7fe2867121
commit fda8f81765
4 changed files with 10 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
demos/STM32/RT-STM32WB55CG-NUCLEO48_USB/cfg/mcuconf.h
View File

@ -43,8 +43,9 @@
#define STM32_PLS STM32_PLS_LEV0
#define STM32_HSI16_ENABLED TRUE
#define STM32_HSI48_ENABLED FALSE
#define STM32_LSI_ENABLED TRUE
#define STM32_HSE_ENABLED TRUE
#define STM32_LSI1_ENABLED TRUE
#define STM32_LSI2_ENABLED FALSE
#define STM32_HSE32_ENABLED TRUE
#define STM32_LSE_ENABLED TRUE
#define STM32_MSIPLL_ENABLED TRUE
#define STM32_MSIRANGE STM32_MSIRANGE_4M
@ -79,7 +80,7 @@
#define STM32_LPTIM1SEL STM32_LPTIM1SEL_PCLK1
#define STM32_LPTIM2SEL STM32_LPTIM2SEL_PCLK1
#define STM32_SAI1SEL STM32_SAI1SEL_OFF
#define STM32_CLK48SEL STM32_CLK48SEL_PLLSAI1
#define STM32_CLK48SEL STM32_CLK48SEL_PLLSAI1QCLK
#define STM32_ADCSEL STM32_ADCSEL_SYSCLK
#define STM32_RTCSEL STM32_RTCSEL_LSI

7
testhal/STM32/multi/UART/cfg/stm32wb55rg_nucleo68/mcuconf.h
View File

@ -43,8 +43,9 @@
#define STM32_PLS STM32_PLS_LEV0
#define STM32_HSI16_ENABLED TRUE
#define STM32_HSI48_ENABLED FALSE
#define STM32_LSI_ENABLED TRUE
#define STM32_HSE_ENABLED TRUE
#define STM32_LSI1_ENABLED TRUE
#define STM32_LSI2_ENABLED FALSE
#define STM32_HSE32_ENABLED TRUE
#define STM32_LSE_ENABLED TRUE
#define STM32_MSIPLL_ENABLED TRUE
#define STM32_MSIRANGE STM32_MSIRANGE_4M
@ -79,7 +80,7 @@
#define STM32_LPTIM1SEL STM32_LPTIM1SEL_PCLK1
#define STM32_LPTIM2SEL STM32_LPTIM2SEL_PCLK1
#define STM32_SAI1SEL STM32_SAI1SEL_OFF
#define STM32_CLK48SEL STM32_CLK48SEL_PLLSAI1
#define STM32_CLK48SEL STM32_CLK48SEL_PLLSAI1QCLK
#define STM32_ADCSEL STM32_ADCSEL_SYSCLK
#define STM32_RTCSEL STM32_RTCSEL_LSI

4
tools/ftl/processors/boards/stm32wbxx/templates/board.h.ftl
View File

@ -83,10 +83,6 @@
[/#if]
#define STM32_LSEDRV (${doc1.board.clocks.@LSEDrive[0]?word_list[0]?number}U << 3U)
#if !defined(STM32_HSECLK)
#define STM32_HSECLK ${doc1.board.clocks.@HSEFrequency[0]}U
#endif
/*
* Board voltages.
* Required for performance limits calculation.

4
tools/ftl/processors/conf/mcuconf_stm32wb55xx/mcuconf.h.ftl
View File

@ -54,8 +54,8 @@
#define STM32_PLS ${doc.STM32_PLS!"STM32_PLS_LEV0"}
#define STM32_HSI16_ENABLED ${doc.STM32_HSI16_ENABLED!"TRUE"}
#define STM32_HSI48_ENABLED ${doc.STM32_HSI48_ENABLED!"FALSE"}
#define STM32_LSI1_ENABLED ${doc.STM32_LSI_ENABLED!"TRUE"}
#define STM32_LSI2_ENABLED ${doc.STM32_LSI_ENABLED!"FALSE"}
#define STM32_LSI1_ENABLED ${doc.STM32_LSI1_ENABLED!"TRUE"}
#define STM32_LSI2_ENABLED ${doc.STM32_LSI2_ENABLED!"FALSE"}
#define STM32_HSE32_ENABLED ${doc.STM32_HSE32_ENABLED!"FALSE"}
#define STM32_LSE_ENABLED ${doc.STM32_LSE_ENABLED!"FALSE"}
#define STM32_MSIPLL_ENABLED ${doc.STM32_MSIPLL_ENABLED!"FALSE"}