247 lines
7.5 KiB
C
247 lines
7.5 KiB
C
/**
|
||
* @file STM32/rtc_lld.c
|
||
* @brief STM32 RTC subsystem low level driver header.
|
||
*
|
||
* @addtogroup RTC
|
||
* @{
|
||
*/
|
||
|
||
#include "ch.h"
|
||
#include "hal.h"
|
||
|
||
|
||
|
||
|
||
|
||
|
||
// TODO: defines look in 4492 stm32f10x.h
|
||
|
||
|
||
|
||
|
||
|
||
/** The RTCCLK clock source can be either the HSE/128, LSE or LSI clocks. This is selected
|
||
by programming the RTCSEL[1:0] bits in the Backup domain control register (RCC_BDCR).
|
||
This selection
|
||
CANNOT
|
||
be modified without resetting the Backup domain.
|
||
|
||
The LSE clock is in the Backup domain, whereas the HSE and LSI clocks are not.
|
||
Consequently:
|
||
* If LSE is selected as RTC clock:
|
||
– The RTC continues to work even if the VDD supply is switched off, provided the
|
||
VBAT supply is maintained.
|
||
* If LSI is selected as Auto-Wakeup unit (AWU) clock:
|
||
– The AWU state is not guaranteed if the VDD supply is powered off. Refer to
|
||
Section 6.2.5: LSI clock on page 87 for more details on LSI calibration.
|
||
* If the HSE clock divided by 128 is used as the RTC clock:
|
||
– The RTC state is not guaranteed if the VDD supply is powered off or if the internal
|
||
voltage regulator is powered off (removing power from the 1.8 V domain).
|
||
– The DPB bit (Disable backup domain write protection) in the Power controller
|
||
register must be set to 1 (refer to Section 4.4.1: Power control register
|
||
(PWR_CR)).
|
||
*/
|
||
|
||
#if HAL_USE_RTC || defined(__DOXYGEN__)
|
||
|
||
/*===========================================================================*/
|
||
/* Driver exported variables. */
|
||
/*===========================================================================*/
|
||
|
||
/** @brief RTC driver identifier.*/
|
||
RTCDriver RTCD;
|
||
|
||
|
||
/*===========================================================================*/
|
||
/* Driver local variables. */
|
||
/*===========================================================================*/
|
||
|
||
/*===========================================================================*/
|
||
/* Driver local functions. */
|
||
/*===========================================================================*/
|
||
|
||
/**
|
||
* @brief Shared IRQ handler.
|
||
*
|
||
* @param[in] rtcp pointer to a @p RTCDriver object
|
||
*/
|
||
#if RTC_SUPPORTS_CALLBACKS
|
||
|
||
static void rtc_lld_serve_interrupt(RTCDriver *rtcp){
|
||
chSysLockFromIsr();
|
||
//TODO: do not forget to reset flags manually
|
||
if ((RTC->CRH & RTC_CRH_SECIE) && \
|
||
(RTC->CRL & RTC_CRL_SECF) && \
|
||
(rtcp->config->second_cb != NULL)){
|
||
rtcp->config->second_cb(rtcp);
|
||
RTC->CRL &= ~RTC_CRL_SECF;
|
||
}
|
||
if ((RTC->CRH & RTC_CRH_ALRIE) && \
|
||
(RTC->CRL & RTC_CRL_ALRF) && \
|
||
(rtcp->config->alarm_cb != NULL)){
|
||
rtcp->config->alarm_cb(rtcp);
|
||
RTC->CRL &= ~RTC_CRL_ALRF;
|
||
}
|
||
if ((RTC->CRH & RTC_CRH_OWIE) && \
|
||
(RTC->CRL & RTC_CRL_OWF) && \
|
||
(rtcp->config->overflow_cb != NULL)){
|
||
rtcp->config->overflow_cb(rtcp);
|
||
RTC->CRL &= ~RTC_CRL_OWF;
|
||
}
|
||
chSysUnlockFromIsr();
|
||
}
|
||
#endif /* RTC_SUPPORTS_CALLBACKS */
|
||
|
||
/*===========================================================================*/
|
||
/* Driver interrupt handlers. */
|
||
/*===========================================================================*/
|
||
|
||
/**
|
||
* @brief RTC interrupt handler.
|
||
* @isr
|
||
*/
|
||
#if RTC_SUPPORTS_CALLBACKS
|
||
|
||
CH_IRQ_HANDLER(RTC_IRQHandler) {
|
||
CH_IRQ_PROLOGUE();
|
||
rtc_lld_serve_interrupt(&RTCD);
|
||
CH_IRQ_EPILOGUE();
|
||
}
|
||
|
||
#endif /* RTC_SUPPORTS_CALLBACKS */
|
||
|
||
/*===========================================================================*/
|
||
/* Driver exported functions. */
|
||
/*===========================================================================*/
|
||
|
||
/**
|
||
* @brief Enable access to registers and initialize RTC if BKP domain
|
||
* was previously reseted.
|
||
*/
|
||
void rtc_lld_init(void){
|
||
RCC->APB1ENR |= (RCC_APB1ENR_PWREN | RCC_APB1ENR_BKPEN); /* enable clocking */
|
||
PWR->CR |= PWR_CR_DBP; /* enable access */
|
||
|
||
if (!(RCC->BDCR & (RCC_BDCR_RTCEN | RCC_BDCR_LSEON))){ /* BKP domain was reseted */
|
||
RCC->BDCR |= STM32_RTC_LSE; /* select clocking from LSE */
|
||
RCC->BDCR |= RCC_BDCR_LSEON; /* switch LSE on */
|
||
while(!(RCC->BDCR & RCC_BDCR_LSEON)) /* wait for stabilization */
|
||
;
|
||
RCC->BDCR |= RCC_BDCR_RTCEN; /* run clock */
|
||
}
|
||
|
||
/* Ensure that RTC_CNT and RTC_DIV contain actual values after enabling
|
||
* clocking on APB1, because these values only update when APB1 functioning.*/
|
||
RTC->CRL &= ~(RTC_CRL_RSF);
|
||
while (!(RTC->CRL & RTC_CRL_RSF))
|
||
;
|
||
|
||
RTCD.config = NULL;
|
||
}
|
||
|
||
/**
|
||
* @brief Configure and start interrupt servicing routines.
|
||
*
|
||
* @param[in] rtcp pointer to a @p RTCDriver object
|
||
* @param[in] rtccfgp pointer to a @p RTCDriver config object
|
||
*/
|
||
#if RTC_SUPPORTS_CALLBACKS
|
||
void rtc_lld_start(RTCDriver *rtcp, const RTCConfig *rtccfgp){
|
||
uint16_t isr_flags = 0;
|
||
|
||
NVICEnableVector(RTC_IRQn, CORTEX_PRIORITY_MASK(STM32_RTC_IRQ_PRIORITY));
|
||
|
||
rtcp->config = rtccfgp;
|
||
if (rtcp->config->overflow_cb != NULL){
|
||
isr_flags |= RTC_CRH_OWIE;
|
||
}
|
||
if (rtcp->config->alarm_cb != NULL){
|
||
isr_flags |= RTC_CRH_ALRIE;
|
||
}
|
||
if (rtcp->config->second_cb != NULL){
|
||
isr_flags |= RTC_CRH_SECIE;
|
||
}
|
||
|
||
RTC->CRL &= ~(RTC_CRL_SECF | RTC_CRL_ALRF | RTC_CRL_OWF); /* clear all even flags*/
|
||
RTC->CRH |= isr_flags;
|
||
}
|
||
|
||
/**
|
||
* @brief Disable interrupt servicing routines.
|
||
*/
|
||
void rtc_lld_stop(void){
|
||
NVICDisableVector(RTC_IRQn);
|
||
RTC->CRH = 0;
|
||
}
|
||
#endif /* RTC_SUPPORTS_CALLBACKS */
|
||
|
||
|
||
|
||
/**
|
||
* @brief Set current time.
|
||
*
|
||
* @param[in] tv_sec time value in UNIX notation.
|
||
*/
|
||
void rtc_lld_set_time(uint32_t tv_sec){
|
||
uint32_t preload = STM32_LSECLK - 1UL;
|
||
|
||
while(!(RTC->CRL & RTC_CRL_RTOFF))
|
||
;
|
||
|
||
RTC->CRL |= RTC_CRL_CNF; /* switch on configure mode */
|
||
RTC->PRLH = (uint16_t)((preload >> 16) & 0b1111); /* write preloader */
|
||
RTC->PRLL = (uint16_t)(preload & 0xFFFF);
|
||
RTC->CNTH = (uint16_t)((tv_sec >> 16) & 0xFFFF); /* write time */
|
||
RTC->CNTL = (uint16_t)(tv_sec & 0xFFFF);
|
||
RTC->CRL &= ~RTC_CRL_CNF; /* switch off configure mode */
|
||
|
||
while(!(RTC->CRL & RTC_CRL_RTOFF)) /* wait for completion */
|
||
;
|
||
}
|
||
|
||
/**
|
||
* @brief Return current time in UNIX notation.
|
||
*/
|
||
uint32_t rtc_lld_get_sec(void){
|
||
return ((RTC->CNTH << 16) + RTC->CNTL);
|
||
}
|
||
|
||
/**
|
||
* @brief Return fractional part of current time (milliseconds).
|
||
*/
|
||
uint16_t rtc_lld_get_msec(void){
|
||
uint32_t time_frac = 0;
|
||
time_frac = (((uint32_t)RTC->DIVH) << 16) + (RTC->DIVL);
|
||
return(((STM32_LSECLK - time_frac) * 1000) / STM32_LSECLK);
|
||
}
|
||
|
||
/**
|
||
* @brief Set alarm date in UNIX notation.
|
||
*/
|
||
void rtc_lld_set_alarm(uint32_t tv_alarm){
|
||
|
||
while(!(RTC->CRL & RTC_CRL_RTOFF))
|
||
;
|
||
|
||
RTC->CRL |= RTC_CRL_CNF; /* switch on configure mode */
|
||
RTC->ALRH = (uint16_t)((tv_alarm >> 16) & 0xFFFF); /* write time */
|
||
RTC->ALRL = (uint16_t)(tv_alarm & 0xFFFF);
|
||
RTC->CRL &= ~RTC_CRL_CNF; /* switch off configure mode */
|
||
|
||
while(!(RTC->CRL & RTC_CRL_RTOFF)) /* wait for completion */
|
||
;
|
||
}
|
||
|
||
/**
|
||
* @brief Get current alarm date in UNIX notation.
|
||
* @note Default value after reset is 0xFFFFFFFF
|
||
*/
|
||
uint32_t rtc_lld_get_alarm(void){
|
||
return ((RTC->ALRH << 16) + RTC->ALRL);
|
||
}
|
||
|
||
|
||
#endif /* HAL_USE_RTC */
|
||
|
||
/** @} */
|