.. |
LLD
|
Experimental improved RCC for H7.
|
2021-11-02 16:08:46 +00:00 |
STM32F0xx
|
Extended SPIv2 driver to F0, F3, F37x. F7, G0.
|
2021-10-26 12:22:39 +00:00 |
STM32F1xx
|
Moved systick driver out of TIMv1.
|
2021-05-30 08:24:49 +00:00 |
STM32F3xx
|
Extended SPIv2 driver to F0, F3, F37x. F7, G0.
|
2021-10-26 12:22:39 +00:00 |
STM32F4xx
|
Reverted I2S check change.
|
2021-09-16 09:33:35 +00:00 |
STM32F7xx
|
Extended SPIv2 driver to F0, F3, F37x. F7, G0.
|
2021-10-26 12:22:39 +00:00 |
STM32F37x
|
Extended SPIv2 driver to F0, F3, F37x. F7, G0.
|
2021-10-26 12:22:39 +00:00 |
STM32G0xx
|
Extended SPIv2 driver to F0, F3, F37x. F7, G0.
|
2021-10-26 12:22:39 +00:00 |
STM32G4xx
|
Few fixes, SPI v2 enabled on STM32G4xx experimentally.
|
2021-10-22 09:51:41 +00:00 |
STM32H7xx
|
Experimental improved RCC for H7.
|
2021-11-02 16:08:46 +00:00 |
STM32L0xx
|
Moved systick driver out of TIMv1.
|
2021-05-30 08:24:49 +00:00 |
STM32L1xx
|
Moved systick driver out of TIMv1.
|
2021-05-30 08:24:49 +00:00 |
STM32L4xx
|
Fixed small regression.
|
2021-10-26 11:44:56 +00:00 |
STM32L4xx+
|
SPIv2 support added to L4 and L4+ families. Made GPIOv2 and GPIOv3 definitions more compatible (L4 affected).
|
2021-10-26 10:42:40 +00:00 |
STM32L5xx
|
Moved systick driver out of TIMv1.
|
2021-05-30 08:24:49 +00:00 |
STM32MP1xx
|
PLL3 initialization now works.
|
2021-09-25 07:07:15 +00:00 |
STM32WBxx
|
STM32WB: use RCCv1
|
2021-08-10 22:48:05 +00:00 |
STM32WLxx
|
Updated device names.
|
2021-10-08 14:26:44 +00:00 |
todo.txt
|
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@9094 35acf78f-673a-0410-8e92-d51de3d6d3f4
|
2016-03-14 09:49:50 +00:00 |