112 lines
3.8 KiB
C++
112 lines
3.8 KiB
C++
/*
|
|
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
*/
|
|
|
|
/**
|
|
* @file TIMv1/stm32_tim5.inc
|
|
* @brief Shared TIM5 handler.
|
|
*
|
|
* @addtogroup STM32_TIM5_HANDLER
|
|
* @{
|
|
*/
|
|
|
|
/*===========================================================================*/
|
|
/* Driver local definitions. */
|
|
/*===========================================================================*/
|
|
|
|
#if defined(STM32_TIM5_IS_USED) || defined(__DOXYGEN__)
|
|
/**
|
|
* @brief IRQ vectors initialization.
|
|
*/
|
|
#define STM32_TIM5_TIM5_INIT() do { \
|
|
nvicEnableVector(STM32_TIM5_NUMBER, \
|
|
STM32_IRQ_TIM5_PRIORITY); \
|
|
} while (0)
|
|
|
|
/**
|
|
* @brief IRQ vectors de-initialization.
|
|
*/
|
|
#define STM32_TIM5_TIM5_DEINIT() do { \
|
|
nvicDisableVector(STM32_TIM5_NUMBER); \
|
|
} while (0)
|
|
#else
|
|
#define STM32_TIM5_TIM5_INIT()
|
|
#define STM32_TIM5_TIM5_DEINIT()
|
|
#endif
|
|
|
|
/*===========================================================================*/
|
|
/* Derived constants and error checks. */
|
|
/*===========================================================================*/
|
|
|
|
#if !defined(STM32_IRQ_TIM5_PRIORITY)
|
|
#error "STM32_IRQ_TIM5_PRIORITY not defined in mcuconf.h"
|
|
#endif
|
|
|
|
#if !OSAL_IRQ_IS_VALID_PRIORITY(STM32_IRQ_TIM5_PRIORITY)
|
|
#error "Invalid IRQ priority assigned to STM32_IRQ_TIM5_PRIORITY"
|
|
#endif
|
|
|
|
/*===========================================================================*/
|
|
/* Driver exported variables. */
|
|
/*===========================================================================*/
|
|
|
|
/*===========================================================================*/
|
|
/* Driver local variables. */
|
|
/*===========================================================================*/
|
|
|
|
/*===========================================================================*/
|
|
/* Driver local functions. */
|
|
/*===========================================================================*/
|
|
|
|
/*===========================================================================*/
|
|
/* Driver interrupt handlers. */
|
|
/*===========================================================================*/
|
|
|
|
#if HAL_USE_GPT || HAL_USE_ICU || HAL_USE_PWM || defined(__DOXYGEN__)
|
|
/**
|
|
* @brief TIM5 interrupt handler.
|
|
*
|
|
* @isr
|
|
*/
|
|
OSAL_IRQ_HANDLER(STM32_TIM5_HANDLER) {
|
|
|
|
OSAL_IRQ_PROLOGUE();
|
|
|
|
#if HAL_USE_GPT
|
|
#if STM32_GPT_USE_TIM5
|
|
gpt_lld_serve_interrupt(&GPTD5);
|
|
#endif
|
|
#endif
|
|
#if HAL_USE_ICU
|
|
#if STM32_ICU_USE_TIM5
|
|
icu_lld_serve_interrupt(&ICUD5);
|
|
#endif
|
|
#endif
|
|
#if HAL_USE_PWM
|
|
#if STM32_PWM_USE_TIM5
|
|
pwm_lld_serve_interrupt(&PWMD5);
|
|
#endif
|
|
#endif
|
|
|
|
OSAL_IRQ_EPILOGUE();
|
|
}
|
|
#endif /* HAL_USE_GPT || HAL_USE_ICU || HAL_USE_PWM */
|
|
|
|
/*===========================================================================*/
|
|
/* Driver exported functions. */
|
|
/*===========================================================================*/
|
|
|
|
/** @} */
|