60 lines
1.2 KiB
Prolog
60 lines
1.2 KiB
Prolog
|
update=Сб 31 май 2014 09:13:17
|
|||
|
version=1
|
|||
|
last_client=pcbnew
|
|||
|
[general]
|
|||
|
version=1
|
|||
|
[cvpcb]
|
|||
|
version=1
|
|||
|
NetIExt=net
|
|||
|
[cvpcb/libraries]
|
|||
|
EquName1=devcms
|
|||
|
[eeschema]
|
|||
|
version=1
|
|||
|
LibDir=../rusefi_lib
|
|||
|
NetFmtName=
|
|||
|
RptD_X=0
|
|||
|
RptD_Y=100
|
|||
|
RptLab=1
|
|||
|
LabSize=60
|
|||
|
[eeschema/libraries]
|
|||
|
LibName1=power
|
|||
|
LibName2=device
|
|||
|
LibName3=conn
|
|||
|
LibName4=regul
|
|||
|
LibName5=lib/7805-sot89
|
|||
|
LibName6=logo_flipped
|
|||
|
LibName7=art-electro-ic
|
|||
|
[pcbnew]
|
|||
|
version=1
|
|||
|
LastNetListRead=
|
|||
|
UseCmpFile=1
|
|||
|
PadDrill=" 0,762000"
|
|||
|
PadDrillOvalY=" 0,762000"
|
|||
|
PadSizeH=" 1,524000"
|
|||
|
PadSizeV=" 1,524000"
|
|||
|
PcbTextSizeV=" 1,500000"
|
|||
|
PcbTextSizeH=" 1,500000"
|
|||
|
PcbTextThickness=" 0,300000"
|
|||
|
ModuleTextSizeV=" 1,500000"
|
|||
|
ModuleTextSizeH=" 1,500000"
|
|||
|
ModuleTextSizeThickness=" 0,150000"
|
|||
|
SolderMaskClearance=" 0,200000"
|
|||
|
SolderMaskMinWidth=" 0,000000"
|
|||
|
DrawSegmentWidth=" 0,200000"
|
|||
|
BoardOutlineThickness=" 0,150000"
|
|||
|
ModuleOutlineThickness=" 0,150000"
|
|||
|
[pcbnew/libraries]
|
|||
|
LibDir=../rusefi_lib
|
|||
|
LibName1=sockets
|
|||
|
LibName2=connect
|
|||
|
LibName3=discret
|
|||
|
LibName4=pin_array
|
|||
|
LibName5=divers
|
|||
|
LibName6=smd_capacitors
|
|||
|
LibName7=smd_resistors
|
|||
|
LibName8=smd_crystal&oscillator
|
|||
|
LibName9=smd_transistors
|
|||
|
LibName10=smd_dil
|
|||
|
LibName11=libcms
|
|||
|
LibName12=logo_flipped
|