andreika-git
/
rusefi
mirror of https://github.com/andreika-git/rusefi.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

change to 4-layer board (#2704)

This commit is contained in:
David Holdeman 2021-05-15 23:57:51 -05:00 committed by GitHub
parent da317d9c0a
commit 0b297787bb
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 7054 additions and 4343 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11382
hardware/Breakout_104pin_EEC-V-Connector/eecv-breakout.kicad_pcb
View File

File diff suppressed because it is too large Load Diff

15
hardware/Breakout_104pin_EEC-V-Connector/eecv-breakout.pro
View File

@ -1,4 +1,4 @@
update=Thu 31 Dec 2020 10:19:27 AM CST
update=Sat 15 May 2021 08:42:29 PM CDT
version=1
last_client=kicad
[general]
@ -16,7 +16,7 @@ LibDir=
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=2
CopperLayerCount=4
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
@ -28,9 +28,8 @@ MinViaDrill=0.3
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.25
TrackWidth2=0.3
TrackWidth3=0.5
TrackWidth1=0.5
TrackWidth2=0.5
ViaDiameter1=0.8
ViaDrill1=0.4
dPairWidth1=0.2
@ -67,11 +66,11 @@ Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=0
Enabled=0
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=0
Enabled=0
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
@ -230,7 +229,7 @@ Enabled=0
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.2
TrackWidth=0.25
TrackWidth=0.5
ViaDiameter=0.8
ViaDrill=0.4
uViaDiameter=0.3