andreika-git
/
rusefi
mirror of https://github.com/andreika-git/rusefi.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

it's weird

This commit is contained in:
rusefi 2020-11-27 16:41:11 -05:00
parent 89eaae8234
commit c9da8262f7
2 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
firmware/config/boards/proteus/mapping.yaml
View File

@ -89,9 +89,9 @@ analog_inputs:
EFI_ADC_6: "Analog Volt 11" EFI_ADC_6: "Analog Volt 11"
# PA7 # PA7
EFI_ADC_7: "Battery Sense" EFI_ADC_7: "Battery Sense"
# CLT = Analog Temp 3 = PB0 # CLT, PB0, pin #20
EFI_ADC_8: "Analog Temp 3" EFI_ADC_8: "Analog Temp 3"
# PB1 # PB1, pin #31
EFI_ADC_9: "Analog Temp 4" EFI_ADC_9: "Analog Temp 4"
# MAP = Analog volt 1 = PC0 # MAP = Analog volt 1 = PC0
EFI_ADC_10: "Analog Volt 1" EFI_ADC_10: "Analog Volt 1"

4
firmware/config/engines/bmw_m73.cpp
View File

@ -299,6 +299,10 @@ void setEngineBMW_M73_Proteus(DECLARE_CONFIG_PARAMETER_SIGNATURE) {
// engineConfiguration->vbattDividerCoeff = 7.6; // is that Proteus 0.2 value? // engineConfiguration->vbattDividerCoeff = 7.6; // is that Proteus 0.2 value?
// no idea why https://github.com/rusefi/rusefi/wiki/HOWTO-M73-v12-on-Proteus uses non default CLT pin
// AT3, Proteus pin #31
engineConfiguration->clt.adcChannel = EFI_ADC_9;
// GPIOE_0: "Lowside 14" // GPIOE_0: "Lowside 14"
CONFIG(starterControlPin) = GPIOE_0; CONFIG(starterControlPin) = GPIOE_0;