andreika-git
/
rusefi
mirror of https://github.com/andreika-git/rusefi.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

frankenso progress

This commit is contained in:
rusefi 2017-05-07 22:56:17 -04:00
parent 83d45f79a0
commit e44e8d8039
12 changed files with 10208 additions and 9854 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

73
hardware/frankenso/Misc_Vias.sch
View File

@ -1059,10 +1059,10 @@ NoConn ~ 6850 4650
Text Label 12425 4475 1 60 ~ 0
12V-SWITCH
$Comp
L GND #PWR0187
L GND #PWR0188
U 1 1 58A6F0E6
P 12425 4575
F 0 "#PWR0187" H 12425 4575 30 0001 C CNN
F 0 "#PWR0188" H 12425 4575 30 0001 C CNN
F 1 "GND" H 12425 4505 30 0001 C CNN
F 2 "" H 12425 4575 60 0000 C CNN
F 3 "" H 12425 4575 60 0000 C CNN
@ -1070,10 +1070,10 @@ F 3 "" H 12425 4575 60 0000 C CNN
1 0 0 -1
$EndComp
$Comp
L GND #PWR0188
L GND #PWR0189
U 1 1 58A6F179
P 12425 5175
F 0 "#PWR0188" H 12425 5175 30 0001 C CNN
F 0 "#PWR0189" H 12425 5175 30 0001 C CNN
F 1 "GND" H 12425 5105 30 0001 C CNN
F 2 "" H 12425 5175 60 0000 C CNN
F 3 "" H 12425 5175 60 0000 C CNN
@ -1086,4 +1086,69 @@ Text Notes 4300 10400 0 60 ~ 0
See below links about barriers in GND planes. The current loops in the layout do not appear to need barriers. \n\nhttp://rusefi.com/wiki/index.php?title=Manual:Hardware:PCB_design_rules\nhttp://www.maximintegrated.com/en/app-notes/index.mvp/id/5450
Text GLabel 2525 9200 2 60 Input ~ 0
12V-SNUB
$Comp
L MINI-USB-5P-3400020P1 test_module1501
U 1 1 592613E7
P 11025 7750
F 0 "test_module1501" H 11025 8200 60 0000 C CNN
F 1 "MINI-USB_RCTP_V-T_B_and_HW-MU-5F-23" V 11025 7750 50 0001 C CNN
F 2 "rusEFI_LIB:MINI-USB_RCTP_V-T_B_and_HW-MU-5F-23" H 11025 7750 60 0001 C CNN
F 3 "" H 11025 7750 60 0000 C CNN
1 11025 7750
1 0 0 -1
$EndComp
$Comp
L CONN_01X01 P1502
U 1 1 59261A29
P 11425 7700
F 0 "P1502" H 11625 7700 50 0000 C CNN
F 1 "CONN_01X01" V 11525 7700 50 0001 C CNN
F 2 "Pin_Headers:Pin_Header_Straight_1x01_Pitch1.27mm" H 11425 7700 50 0001 C CNN
F 3 "" H 11425 7700 50 0000 C CNN
1 11425 7700
1 0 0 -1
$EndComp
$Comp
L CONN_01X02 P1504
U 1 1 59261B2F
P 11425 8050
F 0 "P1504" H 11625 8050 50 0000 C CNN
F 1 "CONN_01X01" V 11525 8050 50 0001 C CNN
F 2 "Pin_Headers:Pin_Header_Straight_1x02_Pitch1.27mm" H 11425 8050 50 0001 C CNN
F 3 "" H 11425 8050 50 0000 C CNN
1 11425 8050
1 0 0 1
$EndComp
$Comp
L CONN_01X02 P1501
U 1 1 5926248F
P 11425 7550
F 0 "P1501" H 11625 7550 50 0000 C CNN
F 1 "CONN_01X01" V 11525 7550 50 0001 C CNN
F 2 "Pin_Headers:Pin_Header_Straight_1x02_Pitch1.27mm" H 11425 7550 50 0001 C CNN
F 3 "" H 11425 7550 50 0000 C CNN
1 11425 7550
1 0 0 -1
$EndComp
$Comp
L CONN_01X02 P1503
U 1 1 59262549
P 11425 7850
F 0 "P1503" H 11625 7850 50 0000 C CNN
F 1 "CONN_01X01" V 11525 7850 50 0001 C CNN
F 2 "Pin_Headers:Pin_Header_Straight_1x02_Pitch1.27mm" H 11425 7850 50 0001 C CNN
F 3 "" H 11425 7850 50 0000 C CNN
1 11425 7850
1 0 0 1
$EndComp
Text Label 11225 8100 2 60 ~ 0
GND
Wire Notes Line
10550 7200 11850 7200
Wire Notes Line
11850 7200 11850 8200
Wire Notes Line
11850 8200 10550 8200
Wire Notes Line
10550 8200 10550 7200
$EndSCHEMATC

1
hardware/frankenso/frankenso.csv
View File

@ -76,6 +76,7 @@ P57 P58 ,2,CONN_8X2,Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm,
P604 P605 P606 P607 ,4,CONN_3,PIN_ARRAY_3X1,
P15 P24 P25 P26 P59 P60 P61 P62 P63 P64 P65 P66 P67 P68 P69 P70 P71 P72 P73 P74 P75 P76 P77 ,23,CONN_1,Pin_Headers:Pin_Header_Straight_1x01_Pitch2.00mm,,DO NOT POPULATE,DNP,DO NOT POPULATE,DNP,,,,,,,,,,,,,
P14 P7 P8 ,3,pin_array_12x2,pin_array_12x2,,dnp,dnp,dnp,dnp,,,,,,,,,,,,,
P701 ,1,CONN_01X04,Pin_Headers:Pin_Header_Straight_1x05_Pitch1.27mm,
P10 P1002 P101 P11 P12 P13 P16 P17 P18 P19 P20 P21 P22 P23 P30 P51 P52 P6 P9 P901 P902 W63 W64 ,23,CONN_1,SIL-1,,DO NOT POPULATE,DNP,DO NOT POPULATE,DNP,,,,,,,,,,,,,
P99 ,1,176122-6_2ND,176122-6_2nd,DOCUMENTATION,TE,176122-6,DIGI,176122-6_2ND,,,,,,,,,,,,,
Q1001 ,1,20V,SOT23,,Vishay,SQ2301ES-T1-GE3,Newark,64T4128,,,,,Mouser,78-SQ2301ES-T1_GE3,,,,,,,,

1 Reference, Quantity, Value, Footprint, Datasheet, MFG,MFG#, VEND1,VEND1#, Field4, Field5, mfg,mfg#, vend1,vend1#, VEND2,VEND2#, Field6, Field7, Field8, V, tolerance, construct, misc, VEND,VEND1#
76 P604 P605 P606 P607 ,4,CONN_3,PIN_ARRAY_3X1,
77 P15 P24 P25 P26 P59 P60 P61 P62 P63 P64 P65 P66 P67 P68 P69 P70 P71 P72 P73 P74 P75 P76 P77 ,23,CONN_1,Pin_Headers:Pin_Header_Straight_1x01_Pitch2.00mm,,DO NOT POPULATE,DNP,DO NOT POPULATE,DNP,,,,,,,,,,,,,
78 P14 P7 P8 ,3,pin_array_12x2,pin_array_12x2,,dnp,dnp,dnp,dnp,,,,,,,,,,,,,
79 P701 ,1,CONN_01X04,Pin_Headers:Pin_Header_Straight_1x05_Pitch1.27mm,
80 P10 P1002 P101 P11 P12 P13 P16 P17 P18 P19 P20 P21 P22 P23 P30 P51 P52 P6 P9 P901 P902 W63 W64 ,23,CONN_1,SIL-1,,DO NOT POPULATE,DNP,DO NOT POPULATE,DNP,,,,,,,,,,,,,
81 P99 ,1,176122-6_2ND,176122-6_2nd,DOCUMENTATION,TE,176122-6,DIGI,176122-6_2ND,,,,,,,,,,,,,
82 Q1001 ,1,20V,SOT23,,Vishay,SQ2301ES-T1-GE3,Newark,64T4128,,,,,Mouser,78-SQ2301ES-T1_GE3,,,,,,,,

17793
hardware/frankenso/frankenso.kicad_pcb
View File

File diff suppressed because it is too large Load Diff

2151
hardware/frankenso/frankenso.net
View File

File diff suppressed because it is too large Load Diff

4
hardware/frankenso/frankenso.pro
View File

@ -1,4 +1,4 @@
update=5/6/2017 8:11:09 PM
update=5/7/2017 11:59:23 AM
version=1
last_client=kicad
[cvpcb]
@ -93,7 +93,7 @@ PageLayoutDescrFile=../rusefi_lib/Border.kicad_wks
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=
NetFmtName=Pcbnew
SpiceForceRefPrefix=0
SpiceUseNetNumbers=0
LabSize=60

2
hardware/frankenso/frankenso.sch
View File

@ -62,7 +62,7 @@ $Descr B 17000 11000
encoding utf-8
Sheet 1 15
Title "frankenso"
Date "2017-04-22"
Date "2017-05-07"
Rev "0.5"
Comp "rusEFI.com"
Comment1 ""

BIN
hardware/frankenso/frankenso_PCB.pdf
View File

Binary file not shown.

1
hardware/frankenso/frankenso_by-ref.csv
View File

@ -420,6 +420,7 @@ Reference, Value, Footprint, Datasheet, MFG,MFG#, VEND1,VEND1#, Field4, Field5,
"W701","TEST","SM0805_jumper","","DNP,DNP","DNP,DNP","","","","","","","","","","","","",""
"W702","TEST","SM0805","","DNP,DNP","DNP,DNP","","","","","","","","","","","","",""
"W703","TEST","SM0805","","DNP,DNP","DNP,DNP","","","","","","","","","","","","",""
"P701","CONN_01X04","Pin_Headers:Pin_Header_Straight_1x05_Pitch1.27mm",""
"C104","0.1uF","SM0805","","AVX,08055C104KAT2A","DIGI,478-1395-1-ND","","","","","","","","","","","","",""
"R107","5k","SM0805","","STACKPOLE,RNCP0805FTD4K99","DIGI,RNCP0805FTD4K99CT-ND","","","","","","","","","","","","",""
"R102","5k","SM0805","","STACKPOLE,RNCP0805FTD4K99","DIGI,RNCP0805FTD4K99CT-ND","","","","","","","","","","","","",""

Can't render this file because it has a wrong number of fields in line 2.

BIN
hardware/frankenso/frankenso_gerbers/frankenso_gerbers_R0.5.zip
View File

Binary file not shown.

BIN
hardware/frankenso/frankenso_schematic.pdf
View File

Binary file not shown.

3
hardware/frankenso/known_issues.txt
View File

@ -147,6 +147,9 @@
144) RESOLVED IN R0.5 HL7 & HL8 silkscreen is missing
145) RESOLVED IN R0.4.3 HI/LO net names are confusing, and jumbled.
146) RESOLVED IN R0.5 HI/LO 2 silk screen is on wrong harness pin.
147) RESOLVED IN R0.5 Add 232 TX and RX connection points for external MAX232 or equiv chip SEE P701
For honda add-on / rewiring board
-- Add 2A high side solinoid drive for VTec sol

34
hardware/frankenso/mmc_usb_1.sch
View File

@ -267,8 +267,6 @@ F 5 "DIGI,768-1007-2-ND" V 1130 3425 60 0001 C CNN "VEND1,VEND1#"
1 5975 2850
1 0 0 -1
$EndComp
NoConn ~ 6875 2350
NoConn ~ 6875 2450
$Comp
L GND #PWR097
U 1 1 52A5A5A0
@ -382,9 +380,9 @@ Wire Wire Line
3975 3025 3975 2950
Connection ~ 3975 2950
Wire Wire Line
7025 2250 6875 2250
7175 2250 6875 2250
Wire Wire Line
6875 2150 7025 2150
6875 2150 7175 2150
Wire Wire Line
3875 5000 3700 5000
Wire Wire Line
@ -526,9 +524,9 @@ Text HLabel 3875 5200 2 60 Input ~ 0
SPI_MISO
Wire Wire Line
3700 5100 3900 5100
Text HLabel 7025 2250 2 60 Input ~ 0
Text HLabel 7175 2250 2 60 Input ~ 0
USART_RX
Text HLabel 7025 2150 2 60 Input ~ 0
Text HLabel 7175 2150 2 60 Input ~ 0
USART_TX
$Comp
L MINI-USB-5P-3400020P1 J352
@ -844,4 +842,28 @@ F 3 "" H 2750 1675 60 0000 C CNN
1 2750 1675
0 1 1 0
$EndComp
$Comp
L CONN_01X05 P701
U 1 1 591101CE
P 7075 2250
F 0 "P701" H 7100 2575 50 0000 C CNN
F 1 "CONN_01X04" V 7175 2250 50 0001 C CNN
F 2 "Pin_Headers:Pin_Header_Straight_1x05_Pitch1.27mm" H 7075 2250 50 0001 C CNN
F 3 "" H 7075 2250 50 0000 C CNN
1 7075 2250
1 0 0 -1
$EndComp
Connection ~ 6875 2250
Connection ~ 6875 2150
$Comp
L GND #PWR0108
U 1 1 5911FDF1
P 6875 2050
F 0 "#PWR0108" H 6875 2050 30 0001 C CNN
F 1 "GND" H 6875 1980 30 0001 C CNN
F 2 "" H 6875 2050 60 0001 C CNN
F 3 "" H 6875 2050 60 0001 C CNN
1 6875 2050
0 1 1 0
$EndComp
$EndSCHEMATC