andreika-git
/
rusefi
mirror of https://github.com/andreika-git/rusefi.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

feedback

This commit is contained in:
rusefi 2020-02-25 20:33:27 -05:00
parent 6307a446d3
commit f33a9bb9cf
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
hardware/Common_Rail_MC33816/known_issues.txt
View File

@ -4,5 +4,8 @@
4) RESOLVED IN R0.2 Jumpers are not needed. Connect VccIO->VccIO_Ext and Clk->Y1-3
5) RESOLVED IN R0.2 D9 had wrong footprint blah. Wrong pin numbers to wrong pins.
6) RESOLVED IN R0.2 D10 --> D10_2, and D11 --> D11_2 should be the same package, they were 2 different / wrong footprints.
2) RESOLVED IN R0.3 Moved several 0805 components to the back side of the PCB for lower cost assembly.
7) RESOLVED IN R0.3 Moved several 0805 components to the back side of the PCB for lower cost assembly.
8) J15 needs silk and larger hole. J20 needs silk and should use same larger terminal as J8-J9-J10
9)
10)
11)