solana/src/tpu.rs

95 lines
3.9 KiB
Rust
Raw Normal View History

2018-05-14 16:36:19 -07:00
//! The `tpu` module implements the Transaction Processing Unit, a
//! 5-stage transaction processing pipeline in software.
2018-06-07 12:02:08 -07:00
//!
//! ```text
//! .---------------------------------------------------------------.
//! | TPU .-----. |
//! | | PoH | |
//! | `--+--` |
//! | | |
//! | v |
//! | .-------. .-----------. .---------. .--------. .-------. |
//! .---------. | | Fetch | | SigVerify | | Banking | | Record | | Write | | .------------.
//! | Clients |--->| Stage |->| Stage |->| Stage |->| Stage |->| Stage +--->| Validators |
//! `---------` | | | | | | | | | | | | `------------`
//! | `-------` `-----------` `----+----` `--------` `---+---` |
//! | | | |
//! | | | |
//! | | | |
//! | | | |
//! `---------------------------------|-----------------------|-----`
//! | |
//! v v
//! .------. .--------.
//! | Bank | | Ledger |
//! `------` `--------`
//! ```
2018-05-14 16:36:19 -07:00
use bank::Bank;
use banking_stage::BankingStage;
2018-05-29 10:18:12 -07:00
use fetch_stage::FetchStage;
use packet::{BlobRecycler, PacketRecycler};
2018-05-14 16:36:19 -07:00
use record_stage::RecordStage;
2018-05-25 15:52:17 -07:00
use sigverify_stage::SigVerifyStage;
2018-05-14 16:36:19 -07:00
use std::io::Write;
use std::net::UdpSocket;
use std::sync::atomic::AtomicBool;
2018-07-01 10:55:16 -07:00
use std::sync::Arc;
2018-05-14 16:36:19 -07:00
use std::thread::JoinHandle;
use std::time::Duration;
2018-05-29 10:18:12 -07:00
use streamer::BlobReceiver;
2018-05-14 16:36:19 -07:00
use write_stage::WriteStage;
pub struct Tpu {
pub thread_hdls: Vec<JoinHandle<()>>,
2018-05-14 16:36:19 -07:00
}
impl Tpu {
2018-05-15 09:45:33 -07:00
pub fn new<W: Write + Send + 'static>(
2018-05-15 10:21:40 -07:00
bank: Arc<Bank>,
tick_duration: Option<Duration>,
2018-05-25 14:51:41 -07:00
transactions_socket: UdpSocket,
2018-05-29 10:18:12 -07:00
blob_recycler: BlobRecycler,
exit: Arc<AtomicBool>,
writer: W,
) -> (Self, BlobReceiver) {
2018-05-29 10:18:12 -07:00
let packet_recycler = PacketRecycler::default();
let (fetch_stage, packet_receiver) =
2018-05-29 10:18:12 -07:00
FetchStage::new(transactions_socket, exit.clone(), packet_recycler.clone());
2018-05-14 16:36:19 -07:00
let (sigverify_stage, verified_receiver) =
SigVerifyStage::new(exit.clone(), packet_receiver);
2018-05-14 16:36:19 -07:00
let (banking_stage, signal_receiver) = BankingStage::new(
2018-05-15 09:44:47 -07:00
bank.clone(),
2018-05-14 16:36:19 -07:00
exit.clone(),
verified_receiver,
2018-05-14 16:36:19 -07:00
packet_recycler.clone(),
);
let (record_stage, entry_receiver) = match tick_duration {
Some(tick_duration) => {
RecordStage::new_with_clock(signal_receiver, &bank.last_id(), tick_duration)
}
None => RecordStage::new(signal_receiver, &bank.last_id()),
};
2018-05-14 16:36:19 -07:00
let (write_stage, blob_receiver) = WriteStage::new(
2018-05-15 09:44:47 -07:00
bank.clone(),
2018-05-14 16:36:19 -07:00
exit.clone(),
blob_recycler.clone(),
2018-07-01 10:55:16 -07:00
writer,
entry_receiver,
2018-05-14 16:36:19 -07:00
);
2018-05-15 09:44:47 -07:00
let mut thread_hdls = vec![
2018-05-14 16:36:19 -07:00
banking_stage.thread_hdl,
record_stage.thread_hdl,
2018-05-14 16:36:19 -07:00
write_stage.thread_hdl,
];
thread_hdls.extend(fetch_stage.thread_hdls.into_iter());
2018-05-25 15:52:17 -07:00
thread_hdls.extend(sigverify_stage.thread_hdls.into_iter());
(Tpu { thread_hdls }, blob_receiver)
2018-05-14 16:36:19 -07:00
}
}