Changed generic stm32f103c board definitions to tidy up the order of the PIN MAP
This commit is contained in:
parent
6fec429e99
commit
e8aa9b0620
|
@ -46,70 +46,66 @@ void boardInit(void) {
|
||||||
#endif
|
#endif
|
||||||
}
|
}
|
||||||
|
|
||||||
|
// Note. See the enum of pin names in board.h
|
||||||
|
|
||||||
extern const stm32_pin_info PIN_MAP[BOARD_NR_GPIO_PINS] = {
|
extern const stm32_pin_info PIN_MAP[BOARD_NR_GPIO_PINS] = {
|
||||||
|
|
||||||
/* Top header */
|
|
||||||
{GPIOA, TIMER2, ADC1, 0, 1, 0}, /* D11/PA0 */
|
|
||||||
{GPIOA, TIMER2, ADC1, 1, 2, 1}, /* D10/PA1 */
|
|
||||||
{GPIOA, TIMER2, ADC1, 2, 3, 2}, /* D9/PA2 */
|
|
||||||
{GPIOA, TIMER2, ADC1, 3, 4, 3}, /* D8/PA3 */
|
|
||||||
{GPIOA, NULL, ADC1, 4, 0, 4}, /* D7/PA4 */
|
|
||||||
{GPIOA, NULL, ADC1, 5, 0, 5}, /* D6/PA5 */
|
|
||||||
{GPIOA, TIMER3, ADC1, 6, 1, 6}, /* D5/PA6 */
|
|
||||||
{GPIOA, TIMER3, ADC1, 7, 2, 7}, /* D4/PA7 */
|
|
||||||
{GPIOA, TIMER1, NULL, 8, 1, ADCx}, /* D27/PA8 */
|
|
||||||
{GPIOA, TIMER1, NULL, 9, 2, ADCx}, /* D26/PA9 */
|
|
||||||
{GPIOA, TIMER1, NULL, 10, 3, ADCx}, /* D25/PA10 */
|
|
||||||
{GPIOA, TIMER1, NULL, 11, 4, ADCx}, /* D24/PA11 */
|
|
||||||
{GPIOA, NULL, NULL, 12, 0, ADCx}, /* D23/PA12 */
|
|
||||||
{GPIOA, NULL, NULL, 13, 0, ADCx}, /* D22/PA13 */
|
|
||||||
{GPIOA, NULL, NULL, 14, 0, ADCx}, /* D21/PA14 */
|
|
||||||
{GPIOA, NULL, NULL, 15, 0, ADCx}, /* D20/PA15 */
|
|
||||||
|
|
||||||
{GPIOB, TIMER3, ADC1, 0, 3, 8}, /* D3/PB0 */
|
{GPIOA, TIMER2, ADC1, 0, 1, 0}, /* PA0 */
|
||||||
{GPIOB, NULL, NULL, 11, 0, ADCx}, /* D0/PB11 */
|
{GPIOA, TIMER2, ADC1, 1, 2, 1}, /* PA1 */
|
||||||
{GPIOB, NULL, NULL, 10, 0, ADCx}, /* D1/PB10 */
|
{GPIOA, TIMER2, ADC1, 2, 3, 2}, /* PA2 */
|
||||||
{GPIOB, NULL, NULL, 2, 0, ADCx}, /* D2/PB2 */
|
{GPIOA, TIMER2, ADC1, 3, 4, 3}, /* PA3 */
|
||||||
|
{GPIOA, NULL, ADC1, 4, 0, 4}, /* PA4 */
|
||||||
|
{GPIOA, NULL, ADC1, 5, 0, 5}, /* PA5 */
|
||||||
|
{GPIOA, TIMER3, ADC1, 6, 1, 6}, /* PA6 */
|
||||||
|
{GPIOA, TIMER3, ADC1, 7, 2, 7}, /* PA7 */
|
||||||
|
{GPIOA, TIMER1, NULL, 8, 1, ADCx}, /* PA8 */
|
||||||
|
{GPIOA, TIMER1, NULL, 9, 2, ADCx}, /* PA9 */
|
||||||
|
{GPIOA, TIMER1, NULL, 10, 3, ADCx}, /* PA10 */
|
||||||
|
{GPIOA, TIMER1, NULL, 11, 4, ADCx}, /* PA11 */
|
||||||
|
{GPIOA, NULL, NULL, 12, 0, ADCx}, /* PA12 */
|
||||||
|
{GPIOA, NULL, NULL, 13, 0, ADCx}, /* PA13 */
|
||||||
|
{GPIOA, NULL, NULL, 14, 0, ADCx}, /* PA14 */
|
||||||
|
{GPIOA, NULL, NULL, 15, 0, ADCx}, /* PA15 */
|
||||||
|
|
||||||
|
{GPIOB, TIMER3, ADC1, 0, 3, 8}, /* PB0 */
|
||||||
{GPIOC, NULL, NULL, 15, 0, ADCx}, /* D12/PC15 */
|
{GPIOB, TIMER3, ADC1, 1, 4, 9}, /* PB1 */
|
||||||
{GPIOC, NULL, NULL, 14, 0, ADCx}, /* D13/PC14 */
|
{GPIOB, NULL, NULL, 2, 0, ADCx}, /* PB2 */
|
||||||
{GPIOC, NULL, NULL, 13, 0, ADCx}, /* D14/PC13 */
|
{GPIOB, NULL, NULL, 3, 0, ADCx}, /* PB3 */
|
||||||
|
{GPIOB, NULL, NULL, 4, 0, ADCx}, /* PB4 */
|
||||||
/* Bottom header */
|
{GPIOB, NULL, NULL, 5, 0, ADCx}, /* PB5 */
|
||||||
|
{GPIOB, TIMER4, NULL, 6, 1, ADCx}, /* PB6 */
|
||||||
{GPIOB, TIMER4, NULL, 7, 2, ADCx}, /* D15/PB7 */
|
{GPIOB, TIMER4, NULL, 7, 2, ADCx}, /* PB7 */
|
||||||
{GPIOB, TIMER4, NULL, 6, 1, ADCx}, /* D16/PB6 */
|
{GPIOB, TIMER4, NULL, 8, 3, ADCx}, /* PB8 */
|
||||||
{GPIOB, NULL, NULL, 5, 0, ADCx}, /* D17/PB5 */
|
|
||||||
{GPIOB, NULL, NULL, 4, 0, ADCx}, /* D18/PB4 */
|
|
||||||
{GPIOB, NULL, NULL, 3, 0, ADCx}, /* D19/PB3 */
|
|
||||||
|
|
||||||
|
|
||||||
{GPIOB, NULL, NULL, 15, 0, ADCx}, /* D28/PB15 */
|
|
||||||
{GPIOB, NULL, NULL, 14, 0, ADCx}, /* D29/PB14 */
|
|
||||||
{GPIOB, NULL, NULL, 13, 0, ADCx}, /* D30/PB13 */
|
|
||||||
{GPIOB, NULL, NULL, 12, 0, ADCx}, /* D31/PB12 */
|
|
||||||
{GPIOB, TIMER4, NULL, 8, 3, ADCx}, /* D32/PB8 */
|
|
||||||
{GPIOB, TIMER3, ADC1, 1, 4, 9}, /* D33/PB1 */
|
|
||||||
{GPIOB, NULL, NULL, 9, 0, ADCx}, /* PB9 */
|
{GPIOB, NULL, NULL, 9, 0, ADCx}, /* PB9 */
|
||||||
|
{GPIOB, NULL, NULL, 10, 0, ADCx}, /* PB10 */
|
||||||
|
{GPIOB, NULL, NULL, 11, 0, ADCx}, /* PB11 */
|
||||||
|
{GPIOB, NULL, NULL, 12, 0, ADCx}, /* PB12 */
|
||||||
|
{GPIOB, NULL, NULL, 13, 0, ADCx}, /* PB13 */
|
||||||
|
{GPIOB, NULL, NULL, 14, 0, ADCx}, /* PB14 */
|
||||||
|
{GPIOB, NULL, NULL, 15, 0, ADCx}, /* PB15 */
|
||||||
|
|
||||||
|
{GPIOC, NULL, NULL, 13, 0, ADCx}, /* PC13 */
|
||||||
|
{GPIOC, NULL, NULL, 14, 0, ADCx}, /* PC14 */
|
||||||
|
{GPIOC, NULL, NULL, 15, 0, ADCx}, /* PC15 */
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
};
|
};
|
||||||
|
|
||||||
extern const uint8 boardPWMPins[BOARD_NR_PWM_PINS] __FLASH__ = {
|
extern const uint8 boardPWMPins[BOARD_NR_PWM_PINS] __FLASH__ = {
|
||||||
PB0, PA7, PA6, PA3, PA2, PA1, PA0, PB7, PB6, PA10, PA9, PA8
|
PB0, PA7, PA6, PA3, PA2, PA1, PA0, PB7, PB6, PA10, PA9, PA8
|
||||||
};
|
};
|
||||||
/*
|
|
||||||
old maple mini mapping enum
|
|
||||||
PB11, PB10, PB2, PB0, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0, PC15, PC14,
|
|
||||||
PC13, PB7, PB6, PB5, PB4, PB3, PA15, PA14, PA13, PA12, PA11, PA10, PA9,
|
|
||||||
PA8, PB15, PB14, PB13, PB12, PB8, PB1
|
|
||||||
*/
|
|
||||||
extern const uint8 boardADCPins[BOARD_NR_ADC_PINS] __FLASH__ = {
|
extern const uint8 boardADCPins[BOARD_NR_ADC_PINS] __FLASH__ = {
|
||||||
PB0, PA7, PA6 , PA5 , PA4 , PA3 , PA2 , PA1 , PA0
|
PB0, PA7, PA6 , PA5 , PA4 , PA3 , PA2 , PA1 , PA0
|
||||||
};
|
};
|
||||||
|
|
||||||
|
// Note. These defines are not really used by generic boards. They are for Maple Serial USB
|
||||||
#define USB_DP PA12
|
#define USB_DP PA12
|
||||||
#define USB_DM PA11
|
#define USB_DM PA11
|
||||||
|
|
||||||
|
// NOte. These definitions are not really used for generic boards, they only relate to boards modified to behave like Maple boards
|
||||||
extern const uint8 boardUsedPins[BOARD_NR_USED_PINS] __FLASH__ = {
|
extern const uint8 boardUsedPins[BOARD_NR_USED_PINS] __FLASH__ = {
|
||||||
BOARD_LED_PIN, BOARD_BUTTON_PIN, USB_DP, USB_DM
|
BOARD_LED_PIN, BOARD_BUTTON_PIN, USB_DP, USB_DM
|
||||||
};
|
};
|
||||||
|
|
|
@ -78,9 +78,9 @@
|
||||||
|
|
||||||
|
|
||||||
enum {
|
enum {
|
||||||
PA0, PA1, PA2, PA3, PA4, PA5, PA6, PA7, PA8, PA9,PA10,PA11,PA12,PA13,PA14,PA15,
|
PA0, PA1, PA2, PA3, PA4, PA5, PA6, PA7, PA8, PA9, PA10, PA11, PA12, PA13,PA14,PA15,
|
||||||
PB0,PB11, PB10, PB2, PC15, PC14,
|
PB0, PB1, PB2, PB3, PB4, PB5, PB6, PB7, PB8, PB9, PB10, PB11, PB12, PB13,PB14,PB15,
|
||||||
PC13, PB7, PB6, PB5, PB4, PB3, PB15, PB14, PB13, PB12, PB8, PB1, PB9
|
PC13, PC14,PC15
|
||||||
};
|
};
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
Loading…
Reference in New Issue