sn32: 260: add missing system_SN32F260.c
This commit is contained in:
Dimitris Mantzouranis
parent
9eb6c8e884
commit
283eb6f658
|
|
@ -0,0 +1,178 @@
|
|||
/******************************************************************************
|
||||
* @file system_SN32F260.c
|
||||
* @brief CMSIS Cortex-M0 Device Peripheral Access Layer Source File
|
||||
* for the SONIX SN32F260 Devices
|
||||
* @version V1.0.3
|
||||
* @date 2016/01/21
|
||||
*
|
||||
* @note
|
||||
* Copyright (C) 2014-2015 ARM Limited. All rights reserved.
|
||||
*
|
||||
* @par
|
||||
* ARM Limited (ARM) is supplying this software for use with Cortex-M
|
||||
* processor based microcontrollers. This file can be freely distributed
|
||||
* within development tools that are supporting such ARM based processors.
|
||||
*
|
||||
* @par
|
||||
* THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
|
||||
* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
|
||||
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
|
||||
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
|
||||
* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
|
||||
*
|
||||
******************************************************************************/
|
||||
|
||||
|
||||
#include <stdint.h>
|
||||
#include <SN32F260.h>
|
||||
#include <mcuconf.h>
|
||||
|
||||
|
||||
/*
|
||||
//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
|
||||
*/
|
||||
|
||||
/*--------------------- Clock Configuration ----------------------------------
|
||||
//
|
||||
//<e> System Clock Configuration
|
||||
// <o1> SYSCLKSEL (SYS0_CLKCFG)
|
||||
// <0=> IHRC
|
||||
// <1=> ILRC
|
||||
//
|
||||
// <o2> AHB Clock Prescaler Register (SYS0_AHBCP)
|
||||
// <0=> SYSCLK/1
|
||||
// <1=> SYSCLK/2
|
||||
// <2=> SYSCLK/4
|
||||
// <3=> SYSCLK/8
|
||||
// <4=> SYSCLK/16
|
||||
// <5=> SYSCLK/32
|
||||
// <6=> SYSCLK/64
|
||||
// <7=> SYSCLK/128
|
||||
//
|
||||
// <o3> CLKOUT selection
|
||||
// <0=> Disable
|
||||
// <1=> ILRC
|
||||
// <4=> HCLK
|
||||
// <5=> IHRC
|
||||
//</e>
|
||||
*/
|
||||
|
||||
#define SYS_CLOCK_SETUP 1
|
||||
#define SYS0_CLKCFG_VAL 0
|
||||
#define AHB_PRESCALAR 0x0
|
||||
#define CLKOUT_SEL_VAL 0x0
|
||||
|
||||
/*
|
||||
//-------- <<< end of configuration section >>> ------------------------------
|
||||
*/
|
||||
|
||||
|
||||
/*----------------------------------------------------------------------------
|
||||
DEFINES
|
||||
*----------------------------------------------------------------------------*/
|
||||
#define IHRC 0
|
||||
#define ILRC 1
|
||||
|
||||
/*----------------------------------------------------------------------------
|
||||
Define clocks
|
||||
*----------------------------------------------------------------------------*/
|
||||
#define __IHRC_FREQ (48000000UL)
|
||||
#define __ILRC_FREQ (32000UL)
|
||||
|
||||
/*----------------------------------------------------------------------------
|
||||
Clock Variable definitions
|
||||
*----------------------------------------------------------------------------*/
|
||||
uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock)*/
|
||||
|
||||
/*----------------------------------------------------------------------------
|
||||
Clock functions
|
||||
*----------------------------------------------------------------------------*/
|
||||
void SystemCoreClockUpdate (void) /* Get Core Clock Frequency */
|
||||
{
|
||||
uint32_t AHB_prescaler;
|
||||
|
||||
switch ((SN_SYS0->CLKCFG >> 4) & 0x07)
|
||||
{
|
||||
case 0: //IHRC
|
||||
SystemCoreClock = __IHRC_FREQ;
|
||||
break;
|
||||
case 1: //ILRC
|
||||
SystemCoreClock = __ILRC_FREQ;
|
||||
break;
|
||||
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
switch (AHB_PRESCALAR)
|
||||
{
|
||||
case 0: AHB_prescaler = 1; break;
|
||||
case 1: AHB_prescaler = 2; break;
|
||||
case 2: AHB_prescaler = 4; break;
|
||||
case 3: AHB_prescaler = 8; break;
|
||||
case 4: AHB_prescaler = 16; break;
|
||||
case 5: AHB_prescaler = 32; break;
|
||||
case 6: AHB_prescaler = 64; break;
|
||||
case 7: AHB_prescaler = 128;break;
|
||||
default: break;
|
||||
}
|
||||
|
||||
SystemCoreClock /= AHB_prescaler;
|
||||
|
||||
//;;;;;;;;; Need for SN32F260 Begin
|
||||
if (SystemCoreClock > 24000000)
|
||||
{
|
||||
SN_FLASH->LPCTRL = 0x5AFA0005;
|
||||
}
|
||||
else //SystemCoreClock <= 24000000
|
||||
{
|
||||
SN_FLASH->LPCTRL = 0x5AFA0000;
|
||||
}
|
||||
//;;;;;;;;; Need for SN32F260 End
|
||||
|
||||
//return;
|
||||
}
|
||||
|
||||
/**
|
||||
* Initialize the system
|
||||
*
|
||||
* @param none
|
||||
* @return none
|
||||
*
|
||||
* @brief Setup the microcontroller system.
|
||||
* Initialize the System.
|
||||
*/
|
||||
void SystemInit (void)
|
||||
{
|
||||
#if (SYS_CLOCK_SETUP)
|
||||
|
||||
#if SYS0_CLKCFG_VAL == IHRC //IHRC
|
||||
|
||||
#if (AHB_PRESCALAR == 0 | AHB_PRESCALAR == 1)
|
||||
SN_FLASH->LPCTRL = 0x5AFA0004;
|
||||
SN_FLASH->LPCTRL = 0x5AFA0005;
|
||||
#else
|
||||
SN_FLASH->LPCTRL = 0x5AFA0000;
|
||||
#endif
|
||||
|
||||
SN_SYS0->AHBCP = AHB_PRESCALAR;
|
||||
SN_SYS0->CLKCFG = 0x0;
|
||||
while ((SN_SYS0->CLKCFG & 0x70) != 0x0);
|
||||
#endif
|
||||
|
||||
#if SYS0_CLKCFG_VAL == ILRC //ILRC
|
||||
SN_FLASH->LPCTRL = 0x5AFA0000;
|
||||
SN_SYS0->CLKCFG = 0x1;
|
||||
while ((SN_SYS0->CLKCFG & 0x70) != 0x10);
|
||||
SN_SYS0->AHBCP = AHB_PRESCALAR;
|
||||
#endif
|
||||
|
||||
|
||||
|
||||
#if (CLKOUT_SEL_VAL > 0) //CLKOUT
|
||||
SN_SYS1->AHBCLKEN |= (CLKOUT_SEL_VAL<<28);
|
||||
#endif
|
||||
|
||||
#endif //(SYS_CLOCK_SETUP)
|
||||
|
||||
}
|
||||
Loading…
Reference in New Issue