rusefi
/
ChibiOS-Contrib
mirror of https://github.com/rusefi/ChibiOS-Contrib.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Comment out switch to IRC48M for now, set USBDIV to /2 (assume 96MHz clock)

This commit is contained in:
fauxpark 2021-11-19 20:44:14 +11:00
parent 09d1e9756f
commit 59c69afd89
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
os/hal/ports/KINETIS/K60x/hal_lld.c
View File

@ -220,7 +220,7 @@ void k60x_clock_init(void) {
SIM->CLKDIV1 = SIM_CLKDIV1_OUTDIV1(KINETIS_CLKDIV1_OUTDIV1-1) |
SIM_CLKDIV1_OUTDIV2(KINETIS_CLKDIV1_OUTDIV2-1) |
SIM_CLKDIV1_OUTDIV4(KINETIS_CLKDIV1_OUTDIV4-1);
SIM->CLKDIV2 = SIM_CLKDIV2_USBDIV(0);
SIM->CLKDIV2 = SIM_CLKDIV2_USBDIV(1);
/* Configure peripherals to use MCGPLLCLK */
SIM->SOPT2 = SIM_SOPT2_PLLFLLSEL_MCGPLL;

4
os/hal/ports/KINETIS/LLD/USBHSv1/hal_usb_lld.c
View File

@ -429,8 +429,8 @@ void usb_lld_init(void) {
#if defined(K64F)
/* Switch from default MCGPLLCLK to IRC48M for USB */
SIM->CLKDIV2 = SIM_CLKDIV2_USBDIV(0);
SIM->SOPT2 |= SIM_SOPT2_PLLFLLSEL_IRC48M;
//SIM->CLKDIV2 = SIM_CLKDIV2_USBDIV(0);
//SIM->SOPT2 |= SIM_SOPT2_PLLFLLSEL_IRC48M;
#endif
#if defined(MK66F18)