fix warnings in STM32 projects because of missing configs
This commit is contained in:
parent
311adb8529
commit
65ba371306
|
@ -45,6 +45,28 @@
|
||||||
#define HAL_USE_ONEWIRE FALSE
|
#define HAL_USE_ONEWIRE FALSE
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the EICU subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_EICU) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_EICU FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the CRC subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_CRC) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_CRC FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the RNG subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_RNG) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_RNG FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
|
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
/* FSMCNAND driver related settings. */
|
/* FSMCNAND driver related settings. */
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
|
|
|
@ -20,9 +20,25 @@
|
||||||
#define STM32_FSMC_USE_FSMC1 TRUE
|
#define STM32_FSMC_USE_FSMC1 TRUE
|
||||||
#define STM32_FSMC_FSMC1_IRQ_PRIORITY 10
|
#define STM32_FSMC_FSMC1_IRQ_PRIORITY 10
|
||||||
|
|
||||||
|
/*
|
||||||
|
* FSMC NAND driver system settings.
|
||||||
|
*/
|
||||||
|
#define STM32_NAND_USE_FSMC_NAND1 FALSE
|
||||||
|
#define STM32_NAND_USE_FSMC_NAND2 FALSE
|
||||||
|
#define STM32_NAND_USE_EXT_INT FALSE
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* FSMC SDRAM driver system settings.
|
* FSMC SDRAM driver system settings.
|
||||||
*/
|
*/
|
||||||
#define STM32_USE_FSMC_SDRAM TRUE
|
#define STM32_USE_FSMC_SDRAM TRUE
|
||||||
#define STM32_SDRAM_USE_FSMC_SDRAM1 FALSE
|
#define STM32_SDRAM_USE_FSMC_SDRAM1 FALSE
|
||||||
#define STM32_SDRAM_USE_FSMC_SDRAM2 TRUE
|
#define STM32_SDRAM_USE_FSMC_SDRAM2 TRUE
|
||||||
|
|
||||||
|
/*
|
||||||
|
* FSMC SRAM driver system settings.
|
||||||
|
*/
|
||||||
|
#define STM32_USE_FSMC_SRAM FALSE
|
||||||
|
#define STM32_SRAM_USE_FSMC_SRAM1 FALSE
|
||||||
|
#define STM32_SRAM_USE_FSMC_SRAM2 FALSE
|
||||||
|
#define STM32_SRAM_USE_FSMC_SRAM3 FALSE
|
||||||
|
#define STM32_SRAM_USE_FSMC_SRAM4 FALSE
|
||||||
|
|
|
@ -45,6 +45,28 @@
|
||||||
#define HAL_USE_ONEWIRE FALSE
|
#define HAL_USE_ONEWIRE FALSE
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the EICU subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_EICU) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_EICU FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the CRC subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_CRC) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_CRC FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the RNG subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_RNG) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_RNG FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
|
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
/* FSMCNAND driver related settings. */
|
/* FSMCNAND driver related settings. */
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
|
|
|
@ -26,3 +26,8 @@
|
||||||
#define STM32_USE_FSMC_SDRAM FALSE
|
#define STM32_USE_FSMC_SDRAM FALSE
|
||||||
#define STM32_SDRAM_USE_FSMC_SDRAM1 FALSE
|
#define STM32_SDRAM_USE_FSMC_SDRAM1 FALSE
|
||||||
#define STM32_SDRAM_USE_FSMC_SDRAM2 FALSE
|
#define STM32_SDRAM_USE_FSMC_SDRAM2 FALSE
|
||||||
|
|
||||||
|
/*
|
||||||
|
* FSMC SRAM driver system settings.
|
||||||
|
*/
|
||||||
|
#define STM32_USE_FSMC_SRAM FALSE
|
||||||
|
|
|
@ -23,6 +23,7 @@
|
||||||
#if !defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
|
#if !defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
|
||||||
#define HAL_USE_COMMUNITY TRUE
|
#define HAL_USE_COMMUNITY TRUE
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @brief Enables the FSMC subsystem.
|
* @brief Enables the FSMC subsystem.
|
||||||
*/
|
*/
|
||||||
|
|
|
@ -59,6 +59,13 @@
|
||||||
#define HAL_USE_CRC FALSE
|
#define HAL_USE_CRC FALSE
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the RNG subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_RNG) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_RNG FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
/* FSMCNAND driver related settings. */
|
/* FSMCNAND driver related settings. */
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
|
|
|
@ -45,6 +45,27 @@
|
||||||
#define HAL_USE_ONEWIRE FALSE
|
#define HAL_USE_ONEWIRE FALSE
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the EICU subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_EICU) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_EICU FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the CRC subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_CRC) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_CRC FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the RNG subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_RNG) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_RNG FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
/* FSMCNAND driver related settings. */
|
/* FSMCNAND driver related settings. */
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
|
|
|
@ -20,9 +20,29 @@
|
||||||
#define STM32_FSMC_USE_FSMC1 TRUE
|
#define STM32_FSMC_USE_FSMC1 TRUE
|
||||||
#define STM32_FSMC_FSMC1_IRQ_PRIORITY 10
|
#define STM32_FSMC_FSMC1_IRQ_PRIORITY 10
|
||||||
|
|
||||||
|
/*
|
||||||
|
* FSMC NAND driver system settings.
|
||||||
|
*/
|
||||||
|
#define STM32_NAND_USE_FSMC_NAND1 FALSE
|
||||||
|
#define STM32_NAND_USE_FSMC_NAND2 FALSE
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* FSMC SDRAM driver system settings.
|
* FSMC SDRAM driver system settings.
|
||||||
*/
|
*/
|
||||||
#define STM32_USE_FSMC_SDRAM TRUE
|
#define STM32_USE_FSMC_SDRAM TRUE
|
||||||
#define STM32_SDRAM_USE_FSMC_SDRAM1 FALSE
|
#define STM32_SDRAM_USE_FSMC_SDRAM1 FALSE
|
||||||
#define STM32_SDRAM_USE_FSMC_SDRAM2 TRUE
|
#define STM32_SDRAM_USE_FSMC_SDRAM2 TRUE
|
||||||
|
|
||||||
|
/*
|
||||||
|
* FSMC SRAM driver system settings.
|
||||||
|
*/
|
||||||
|
#define STM32_USE_FSMC_SRAM FALSE
|
||||||
|
#define STM32_SRAM_USE_FSMC_SRAM1 FALSE
|
||||||
|
#define STM32_SRAM_USE_FSMC_SRAM2 FALSE
|
||||||
|
#define STM32_SRAM_USE_FSMC_SRAM3 FALSE
|
||||||
|
#define STM32_SRAM_USE_FSMC_SRAM4 FALSE
|
||||||
|
|
||||||
|
/*
|
||||||
|
* FSMC PC card driver system settings.
|
||||||
|
*/
|
||||||
|
#define STM32_USE_FSMC_PCCARD FALSE
|
||||||
|
|
|
@ -59,6 +59,13 @@
|
||||||
#define HAL_USE_CRC FALSE
|
#define HAL_USE_CRC FALSE
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the RNG subsystem.
|
||||||
|
*/
|
||||||
|
#if !defined(HAL_USE_RNG) || defined(__DOXYGEN__)
|
||||||
|
#define HAL_USE_RNG FALSE
|
||||||
|
#endif
|
||||||
|
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
/* FSMCNAND driver related settings. */
|
/* FSMCNAND driver related settings. */
|
||||||
/*===========================================================================*/
|
/*===========================================================================*/
|
||||||
|
|
|
@ -60,17 +60,17 @@
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @brief Enables the IWDG subsystem.
|
* @brief Enables the RNG subsystem.
|
||||||
*/
|
*/
|
||||||
#if !defined(HAL_USE_IWDG) || defined(__DOXYGEN__)
|
#if !defined(HAL_USE_RNG) || defined(__DOXYGEN__)
|
||||||
#define HAL_USE_IWDG FALSE
|
#define HAL_USE_RNG FALSE
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @brief Enables the TIMCAP subsystem.
|
* @brief Enables the TIMCAP subsystem.
|
||||||
*/
|
*/
|
||||||
#if !defined(HAL_USE_TIMCAP) || defined(__DOXYGEN__)
|
#if !defined(HAL_USE_TIMCAP) || defined(__DOXYGEN__)
|
||||||
#define HAL_USE_TIMCAP FALSE
|
#define HAL_USE_TIMCAP FALSE
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/**
|
/**
|
||||||
|
|
Loading…
Reference in New Issue