173 lines
4.9 KiB
PHP
173 lines
4.9 KiB
PHP
/*
|
|
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
*/
|
|
|
|
/**
|
|
* @file TIM/gd32_tim1_tim15_tim16_tim17.inc
|
|
* @brief Shared TIM1 handler.
|
|
*
|
|
* @addtogroup GD32_TIM1_HANDLER
|
|
* @{
|
|
*/
|
|
|
|
/*===========================================================================*/
|
|
/* Driver local definitions. */
|
|
/*===========================================================================*/
|
|
|
|
/*===========================================================================*/
|
|
/* Derived constants and error checks. */
|
|
/*===========================================================================*/
|
|
|
|
/* Registry checks for robustness.*/
|
|
#if !defined(GD32_HAS_TIM1)
|
|
#error "GD32_HAS_TIM1 not defined in registry"
|
|
#endif
|
|
|
|
/* Driver checks for robustness, undefined USE macros are defaulted to
|
|
FALSE. This makes this module independent from drivers implementation.*/
|
|
#if !defined(GD32_GPT_USE_TIM1)
|
|
#define GD32_GPT_USE_TIM1 FALSE
|
|
#endif
|
|
#if !defined(GD32_ICU_USE_TIM1)
|
|
#define GD32_ICU_USE_TIM1 FALSE
|
|
#endif
|
|
#if !defined(GD32_PWM_USE_TIM1)
|
|
#define GD32_PWM_USE_TIM1 FALSE
|
|
#endif
|
|
#if !defined(GD32_ST_USE_TIM1)
|
|
#define GD32_ST_USE_TIM1 FALSE
|
|
#endif
|
|
|
|
#if GD32_HAS_TIM1
|
|
|
|
/* Priority settings checks.*/
|
|
#if !defined(GD32_IRQ_TIM1_UP_PRIORITY)
|
|
#error "GD32_IRQ_TIM1_UP_PRIORITY not defined in mcuconf.h"
|
|
#endif
|
|
|
|
#if !defined(GD32_IRQ_TIM1_CC_PRIORITY)
|
|
#error "GD32_IRQ_TIM1_CC_PRIORITY not defined in mcuconf.h"
|
|
#endif
|
|
|
|
#if !OSAL_IRQ_IS_VALID_PRIORITY(GD32_IRQ_TIM1_UP_PRIORITY)
|
|
#error "Invalid IRQ priority assigned to GD32_IRQ_TIM1_UP_PRIORITY"
|
|
#endif
|
|
|
|
#if !OSAL_IRQ_IS_VALID_PRIORITY(GD32_IRQ_TIM1_CC_PRIORITY)
|
|
#error "Invalid IRQ priority assigned to GD32_IRQ_TIM1_CC_PRIORITY"
|
|
#endif
|
|
|
|
#endif /* GD32_HAS_TIM1 */
|
|
|
|
/*===========================================================================*/
|
|
/* Driver exported variables. */
|
|
/*===========================================================================*/
|
|
|
|
/*===========================================================================*/
|
|
/* Driver local variables. */
|
|
/*===========================================================================*/
|
|
|
|
/*===========================================================================*/
|
|
/* Driver local functions. */
|
|
/*===========================================================================*/
|
|
|
|
static inline void tim1_irq_init(void) {
|
|
#if defined(GD32_TIM1_IS_USED)
|
|
eclicEnableVector(GD32_TIM1_UP_NUMBER, GD32_IRQ_TIM1_UP_PRIORITY, GD32_IRQ_TIM1_UP_TRIGGER);
|
|
eclicEnableVector(GD32_TIM1_CC_NUMBER, GD32_IRQ_TIM1_CC_PRIORITY, GD32_IRQ_TIM1_CC_TRIGGER);
|
|
#endif
|
|
}
|
|
|
|
static inline void tim1_irq_deinit(void) {
|
|
#if defined(GD32_TIM1_IS_USED)
|
|
eclicDisableVector(GD32_TIM1_UP_NUMBER);
|
|
eclicDisableVector(GD32_TIM1_CC_NUMBER);
|
|
#endif
|
|
}
|
|
|
|
/*===========================================================================*/
|
|
/* Driver interrupt handlers. */
|
|
/*===========================================================================*/
|
|
|
|
#if defined(GD32_TIM1_IS_USED) || defined(__DOXYGEN__)
|
|
/**
|
|
* @brief TIM1-UP interrupt handler.
|
|
*
|
|
* @isr
|
|
*/
|
|
OSAL_IRQ_HANDLER(GD32_TIM1_UP_HANDLER) {
|
|
|
|
OSAL_IRQ_PROLOGUE();
|
|
|
|
#if HAL_USE_GPT
|
|
#if GD32_GPT_USE_TIM1
|
|
gpt_lld_serve_interrupt(&GPTD1);
|
|
#endif
|
|
#endif
|
|
#if HAL_USE_ICU
|
|
#if GD32_ICU_USE_TIM1
|
|
icu_lld_serve_interrupt(&ICUD1);
|
|
#endif
|
|
#endif
|
|
#if HAL_USE_PWM
|
|
#if GD32_PWM_USE_TIM1
|
|
pwm_lld_serve_interrupt(&PWMD1);
|
|
#endif
|
|
#endif
|
|
#if 1
|
|
#if GD32_ST_USE_TIM1
|
|
st_lld_serve_interrupt();
|
|
#endif
|
|
#endif
|
|
|
|
OSAL_IRQ_EPILOGUE();
|
|
}
|
|
|
|
/**
|
|
* @brief TIM1-CC interrupt handler.
|
|
*
|
|
* @isr
|
|
*/
|
|
OSAL_IRQ_HANDLER(GD32_TIM1_CC_HANDLER) {
|
|
|
|
OSAL_IRQ_PROLOGUE();
|
|
|
|
#if HAL_USE_GPT
|
|
/* Not used by GPT.*/
|
|
#endif
|
|
#if HAL_USE_ICU
|
|
#if GD32_ICU_USE_TIM1
|
|
icu_lld_serve_interrupt(&ICUD1);
|
|
#endif
|
|
#endif
|
|
#if HAL_USE_PWM
|
|
#if GD32_PWM_USE_TIM1
|
|
pwm_lld_serve_interrupt(&PWMD1);
|
|
#endif
|
|
#endif
|
|
#if 1
|
|
/* Not used by ST.*/
|
|
#endif
|
|
|
|
OSAL_IRQ_EPILOGUE();
|
|
}
|
|
#endif
|
|
|
|
/*===========================================================================*/
|
|
/* Driver exported functions. */
|
|
/*===========================================================================*/
|
|
|
|
/** @} */
|