rusefi
/
ChibiOS
mirror of https://github.com/rusefi/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Added RCC capabilities to STM32F4 registry, clock trees in the family are too different from each other and need a deeper logic. 

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@12018 110e8d01-0319-4d1e-a829-52ad28d1bb01
This commit is contained in:
Giovanni Di Sirio 2018-05-11 09:09:49 +00:00
parent eaeabaf3c2
commit 233d1b7416
1 changed files with 45 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

45
os/hal/ports/STM32/STM32F4xx/stm32_registry.h
View File

@ -89,6 +89,11 @@
#if defined(STM32F469_479xx) || defined(__DOXYGEN__)
/* Clock tree attributes.*/
#define STM32_HAS_RCC_SAIPLL TRUE
#define STM32_HAS_RCC_I2CPLL TRUE
#define STM32_HAS_RCC_CK48MSEL TRUE
/* ADC attributes.*/
#define STM32_ADC_HANDLER Vector88
#define STM32_ADC_NUMBER 18
@ -460,6 +465,11 @@
#if defined(STM32F446xx)
/* Clock tree attributes.*/
#define STM32_HAS_RCC_SAIPLL TRUE
#define STM32_HAS_RCC_I2CPLL TRUE
#define STM32_HAS_RCC_CK48MSEL TRUE
/* ADC attributes.*/
#define STM32_ADC_HANDLER Vector88
#define STM32_ADC_NUMBER 18
@ -806,6 +816,11 @@
#if defined(STM32F429_439xx) || defined(STM32F427_437xx)
/* Clock tree attributes.*/
#define STM32_HAS_RCC_SAIPLL TRUE
#define STM32_HAS_RCC_I2CPLL TRUE
#define STM32_HAS_RCC_CK48MSEL FALSE
/* ADC attributes.*/
#define STM32_ADC_HANDLER Vector88
#define STM32_ADC_NUMBER 18
@ -1173,6 +1188,11 @@
#if defined(STM32F413xx)
/* Clock tree attributes.*/
#define STM32_HAS_RCC_SAIPLL FALSE
#define STM32_HAS_RCC_I2CPLL TRUE
#define STM32_HAS_RCC_CK48MSEL TRUE
/* ADC attributes.*/
#define STM32_ADC_HANDLER Vector88
#define STM32_ADC_NUMBER 18
@ -1546,6 +1566,11 @@
#if defined(STM32F412xx)
/* Clock tree attributes.*/
#define STM32_HAS_RCC_SAIPLL FALSE
#define STM32_HAS_RCC_I2CPLL TRUE
#define STM32_HAS_RCC_CK48MSEL TRUE
/* ADC attributes.*/
#define STM32_ADC_HANDLER Vector88
#define STM32_ADC_NUMBER 18
@ -1870,6 +1895,11 @@
#if defined(STM32F411xx)
/* Clock tree attributes.*/
#define STM32_HAS_RCC_SAIPLL FALSE
#define STM32_HAS_RCC_I2CPLL TRUE
#define STM32_HAS_RCC_CK48MSEL FALSE
/* ADC attributes.*/
#define STM32_ADC_HANDLER Vector88
#define STM32_ADC_NUMBER 18
@ -2168,6 +2198,11 @@
#if defined(STM32F410xx)
/* Clock tree attributes.*/
#define STM32_HAS_RCC_SAIPLL FALSE
#define STM32_HAS_RCC_I2CPLL FALSE
#define STM32_HAS_RCC_CK48MSEL FALSE
/* ADC attributes.*/
#define STM32_ADC_HANDLER Vector88
#define STM32_ADC_NUMBER 18
@ -2436,6 +2471,11 @@
#if defined(STM32F40_41xxx) || defined(STM32F2XX)
/* Clock tree attributes.*/
#define STM32_HAS_RCC_SAIPLL FALSE
#define STM32_HAS_RCC_I2CPLL TRUE
#define STM32_HAS_RCC_CK48MSEL FALSE
/* ADC attributes.*/
#define STM32_ADC_HANDLER Vector88
#define STM32_ADC_NUMBER 18
@ -2779,6 +2819,11 @@
#if defined(STM32F401xx)
/* Clock tree attributes.*/
#define STM32_HAS_RCC_SAIPLL FALSE
#define STM32_HAS_RCC_I2CPLL FALSE
#define STM32_HAS_RCC_CK48MSEL FALSE
/* ADC attributes.*/
#define STM32_ADC_HANDLER Vector88
#define STM32_ADC_NUMBER 18