rusefi
/
ChibiOS
mirror of https://github.com/rusefi/ChibiOS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Removed duplicated check. 

git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@14293 27425a3e-05d8-49a3-a47f-9c15f0e5edd8
This commit is contained in:
Giovanni Di Sirio 2021-04-24 10:16:22 +00:00
parent 5708101a95
commit 401e35a30a
1 changed files with 4 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
os/hal/ports/STM32/STM32G4xx/hal_lld.h
View File

@ -1025,16 +1025,12 @@
(STM32_CLK48SEL == STM32_CLK48SEL_PLLQCLK) || \
(STM32_QSPISEL == STM32_QSPISEL_PLLQCLK) || \
defined(__DOXYGEN__)
#if STM32_PLLCLKIN == 0
#error "PLL activation required but no PLL clock selected"
#endif
/**
* @brief PLL activation flag.
*/
#define STM32_ACTIVATE_PLL TRUE
#else
#define STM32_ACTIVATE_PLL FALSE
#endif
@ -1045,6 +1041,7 @@
(STM32_ADC345SEL == STM32_ADC345SEL_PLLPCLK) || \
defined(__DOXYGEN__)
#define STM32_PLLPEN (1 << 16)
#else
#define STM32_PLLPEN (0 << 16)
#endif
@ -1059,6 +1056,7 @@
(STM32_I2S23SEL == STM32_I2S23SEL_PLLQCLK) || \
defined(__DOXYGEN__)
#define STM32_PLLQEN (1 << 20)
#else
#define STM32_PLLQEN (0 << 20)
#endif
@ -1070,6 +1068,7 @@
(STM32_MCOSEL == STM32_MCOSEL_PLLRCLK) || \
defined(__DOXYGEN__)
#define STM32_PLLREN (1 << 24)
#else
#define STM32_PLLREN (0 << 24)
#endif