mirror of https://github.com/rusefi/ChibiOS.git
Updated mcuconf.h for SMT32F446 and STM32F469 by adding PLLSAI and PLLI2S settings
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@9572 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
parent
0ac96b000b
commit
ba9897fa8d
|
@ -63,6 +63,13 @@
|
|||
#define STM32_PLLI2SR_VALUE 4
|
||||
#define STM32_PLLI2SP_VALUE 4
|
||||
#define STM32_PLLI2SQ_VALUE 4
|
||||
#define STM32_PLLSAIN_VALUE 192
|
||||
#define STM32_PLLSAIM_VALUE 4
|
||||
#define STM32_PLLSAIP_VALUE 4
|
||||
#define STM32_PLLSAIQ_VALUE 4
|
||||
#define STM32_SAI1SEL STM32_SAI2SEL_PLLR
|
||||
#define STM32_SAI2SEL STM32_SAI2SEL_PLLR
|
||||
#define STM32_CK48MSEL STM32_CK48MSEL_PLL
|
||||
#define STM32_PVD_ENABLE FALSE
|
||||
#define STM32_PLS STM32_PLS_LEV0
|
||||
#define STM32_BKPRAM_ENABLE FALSE
|
||||
|
|
|
@ -63,6 +63,13 @@
|
|||
#define STM32_PLLI2SR_VALUE 4
|
||||
#define STM32_PLLI2SP_VALUE 4
|
||||
#define STM32_PLLI2SQ_VALUE 4
|
||||
#define STM32_PLLSAIN_VALUE 192
|
||||
#define STM32_PLLSAIM_VALUE 4
|
||||
#define STM32_PLLSAIP_VALUE 4
|
||||
#define STM32_PLLSAIQ_VALUE 4
|
||||
#define STM32_SAI1SEL STM32_SAI2SEL_PLLR
|
||||
#define STM32_SAI2SEL STM32_SAI2SEL_PLLR
|
||||
#define STM32_CK48MSEL STM32_CK48MSEL_PLL
|
||||
#define STM32_PVD_ENABLE FALSE
|
||||
#define STM32_PLS STM32_PLS_LEV0
|
||||
#define STM32_BKPRAM_ENABLE FALSE
|
||||
|
|
|
@ -61,6 +61,13 @@
|
|||
#define STM32_PLLI2SN_VALUE 192
|
||||
#define STM32_PLLI2SR_VALUE 4
|
||||
#define STM32_PLLI2SQ_VALUE 4
|
||||
#define STM32_PLLSAIN_VALUE 192
|
||||
#define STM32_PLLSAIR_VALUE 4
|
||||
#define STM32_PLLSAIP_VALUE 4
|
||||
#define STM32_PLLSAIQ_VALUE 4
|
||||
#define STM32_SAI1SEL STM32_SAI2SEL_PLLR
|
||||
#define STM32_SAI2SEL STM32_SAI2SEL_PLLR
|
||||
#define STM32_CK48MSEL STM32_CK48MSEL_PLL
|
||||
#define STM32_PVD_ENABLE FALSE
|
||||
#define STM32_PLS STM32_PLS_LEV0
|
||||
#define STM32_BKPRAM_ENABLE FALSE
|
||||
|
|
Loading…
Reference in New Issue