mirror of https://github.com/rusefi/ChibiOS.git
Fixed DMA assignment for SPI3 on STM32F1xx devices.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@3519 35acf78f-673a-0410-8e92-d51de3d6d3f4
This commit is contained in:
parent
c399cbbddf
commit
e241378765
|
@ -186,8 +186,8 @@
|
||||||
#define STM32_SPI_SPI1_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 3)
|
#define STM32_SPI_SPI1_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 3)
|
||||||
#define STM32_SPI_SPI2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4)
|
#define STM32_SPI_SPI2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4)
|
||||||
#define STM32_SPI_SPI2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 5)
|
#define STM32_SPI_SPI2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 5)
|
||||||
#define STM32_SPI_SPI3_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 5)
|
#define STM32_SPI_SPI3_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 1)
|
||||||
#define STM32_SPI_SPI3_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 6)
|
#define STM32_SPI_SPI3_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 2)
|
||||||
|
|
||||||
#endif /* !STM32_ADVANCED_DMA*/
|
#endif /* !STM32_ADVANCED_DMA*/
|
||||||
/** @} */
|
/** @} */
|
||||||
|
|
|
@ -403,9 +403,9 @@
|
||||||
#define STM32_SPI2_TX_DMA_CHN 0x00000000
|
#define STM32_SPI2_TX_DMA_CHN 0x00000000
|
||||||
|
|
||||||
#define STM32_HAS_SPI3 TRUE
|
#define STM32_HAS_SPI3 TRUE
|
||||||
#define STM32_SPI3_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 5)
|
#define STM32_SPI3_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 1)
|
||||||
#define STM32_SPI3_RX_DMA_CHN 0x00000000
|
#define STM32_SPI3_RX_DMA_CHN 0x00000000
|
||||||
#define STM32_SPI3_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 6)
|
#define STM32_SPI3_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 2)
|
||||||
#define STM32_SPI3_TX_DMA_CHN 0x00000000
|
#define STM32_SPI3_TX_DMA_CHN 0x00000000
|
||||||
|
|
||||||
/* TIM attributes.*/
|
/* TIM attributes.*/
|
||||||
|
@ -506,9 +506,9 @@
|
||||||
#define STM32_SPI2_TX_DMA_CHN 0x00000000
|
#define STM32_SPI2_TX_DMA_CHN 0x00000000
|
||||||
|
|
||||||
#define STM32_HAS_SPI3 TRUE
|
#define STM32_HAS_SPI3 TRUE
|
||||||
#define STM32_SPI3_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 5)
|
#define STM32_SPI3_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 1)
|
||||||
#define STM32_SPI3_RX_DMA_CHN 0x00000000
|
#define STM32_SPI3_RX_DMA_CHN 0x00000000
|
||||||
#define STM32_SPI3_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 6)
|
#define STM32_SPI3_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 2)
|
||||||
#define STM32_SPI3_TX_DMA_CHN 0x00000000
|
#define STM32_SPI3_TX_DMA_CHN 0x00000000
|
||||||
|
|
||||||
/* TIM attributes.*/
|
/* TIM attributes.*/
|
||||||
|
|
|
@ -189,9 +189,9 @@
|
||||||
#define STM32_SPI2_TX_DMA_CHN 0x00000000
|
#define STM32_SPI2_TX_DMA_CHN 0x00000000
|
||||||
|
|
||||||
#define STM32_HAS_SPI3 TRUE
|
#define STM32_HAS_SPI3 TRUE
|
||||||
#define STM32_SPI3_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 5)
|
#define STM32_SPI3_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 1)
|
||||||
#define STM32_SPI3_RX_DMA_CHN 0x00000000
|
#define STM32_SPI3_RX_DMA_CHN 0x00000000
|
||||||
#define STM32_SPI3_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 6)
|
#define STM32_SPI3_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 2)
|
||||||
#define STM32_SPI3_TX_DMA_CHN 0x00000000
|
#define STM32_SPI3_TX_DMA_CHN 0x00000000
|
||||||
|
|
||||||
/* TIM attributes.*/
|
/* TIM attributes.*/
|
||||||
|
|
Loading…
Reference in New Issue