rusefi
/
atbetaflight
mirror of https://github.com/rusefi/atbetaflight.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Removed pins not available in LPQFP-100 or 144 packages. (#8921) 

Removed pins not available in LPQFP-100 or 144 packages.
This commit is contained in:
Michael Keller 2019-10-20 11:34:25 +13:00 committed by GitHub
parent 1c8d41b952 a76b5666e5
commit 648c48ffbb
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 35 additions and 32 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
src/main/drivers/timer_stm32f4xx.c
View File

@ -158,21 +158,22 @@ const timerHardware_t fullTimerHardware[FULL_TIMER_CHANNEL_COUNT] = {
DEF_TIM(TIM11, CH1, PF7, TIM_USE_ANY, 0, 0),
//PORTH
DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0),
#if !defined(STM32F411xE)
DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0),
#endif
// Port H is not available for LPQFP-100 or 144 package
// DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0),
// DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0),
// DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0),
//
//#if !defined(STM32F411xE)
// DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0),
// DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0),
// DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0),
//
// DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0),
// DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0),
//#endif
//PORTI
// Not yet used
// Port I is not available for LPQFP-100 or 144 package
// DEF_TIM(TIM5, CH4, PI0, TIM_USE_ANY, 0, 0),
//
//#if !defined(STM32F411xE)

23
src/main/drivers/timer_stm32f7xx.c
View File

@ -143,19 +143,20 @@ const timerHardware_t fullTimerHardware[FULL_TIMER_CHANNEL_COUNT] = {
DEF_TIM(TIM11, CH1, PF7, TIM_USE_ANY, 0, 0),
//PORTH
DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0),
DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0),
// Port I is not available for LPQFP-100 or 144 package
// DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0),
// DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0),
// DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0),
//
// DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0),
// DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0),
// DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0),
//
// DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0),
// DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0),
//PORTI
// Not yet used
// Port I is not available for LPQFP-100 or 144 package
// DEF_TIM(TIM5, CH4, PI0, TIM_USE_ANY, 0, 0),
//
// DEF_TIM(TIM8, CH4, PI2, TIM_USE_ANY, 0, 0),

17
src/main/drivers/timer_stm32h7xx.c
View File

@ -148,14 +148,15 @@ const timerHardware_t fullTimerHardware[FULL_TIMER_CHANNEL_COUNT] = {
DEF_TIM(TIM14, CH1N, PF9, TIM_USE_ANY, 0, 0, 0),
// Port H
DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0, 0),
DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0, 0),
DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0, 0),
DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0, 0),
DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0, 0),
DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0, 0),
DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0, 0),
DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0, 0),
// Port H is not available for LPQFP-100 or 144 and TFBGA-100 package
// DEF_TIM(TIM12, CH1, PH6, TIM_USE_ANY, 0, 0, 0),
// DEF_TIM(TIM12, CH2, PH9, TIM_USE_ANY, 0, 0, 0),
// DEF_TIM(TIM5, CH1, PH10, TIM_USE_ANY, 0, 0, 0),
// DEF_TIM(TIM5, CH2, PH11, TIM_USE_ANY, 0, 0, 0),
// DEF_TIM(TIM5, CH3, PH12, TIM_USE_ANY, 0, 0, 0),
// DEF_TIM(TIM8, CH1N, PH13, TIM_USE_ANY, 0, 0, 0),
// DEF_TIM(TIM8, CH2N, PH14, TIM_USE_ANY, 0, 0, 0),
// DEF_TIM(TIM8, CH3N, PH15, TIM_USE_ANY, 0, 0, 0),
};
#endif