Add support for Micron N25Q064 64-mbit SPI flash
This commit is contained in:
parent
a82c296448
commit
85dc16f96d
|
@ -144,6 +144,7 @@ chip with 8 fat legs, which can be found at the base of the Naze32's direction a
|
||||||
These chips are also supported:
|
These chips are also supported:
|
||||||
|
|
||||||
* Micron/ST M25P16 - 16 Mbit
|
* Micron/ST M25P16 - 16 Mbit
|
||||||
|
* Micron N25Q064 - 64 Mbit
|
||||||
* Winbond W25Q64 - 64 Mbit
|
* Winbond W25Q64 - 64 Mbit
|
||||||
|
|
||||||
## Enabling the Blackbox (CLI)
|
## Enabling the Blackbox (CLI)
|
||||||
|
|
|
@ -40,6 +40,7 @@
|
||||||
|
|
||||||
// Format is manufacturer, memory type, then capacity
|
// Format is manufacturer, memory type, then capacity
|
||||||
#define JEDEC_ID_MICRON_M25P16 0x202015
|
#define JEDEC_ID_MICRON_M25P16 0x202015
|
||||||
|
#define JEDEC_ID_MICRON_N25Q064 0x20BA17
|
||||||
#define JEDEC_ID_WINBOND_W25Q64 0xEF4017
|
#define JEDEC_ID_WINBOND_W25Q64 0xEF4017
|
||||||
|
|
||||||
#define DISABLE_M25P16 GPIO_SetBits(M25P16_CS_GPIO, M25P16_CS_PIN)
|
#define DISABLE_M25P16 GPIO_SetBits(M25P16_CS_GPIO, M25P16_CS_PIN)
|
||||||
|
@ -153,6 +154,7 @@ static bool m25p16_readIdentification()
|
||||||
geometry.pagesPerSector = 256;
|
geometry.pagesPerSector = 256;
|
||||||
geometry.pageSize = 256;
|
geometry.pageSize = 256;
|
||||||
break;
|
break;
|
||||||
|
case JEDEC_ID_MICRON_N25Q064:
|
||||||
case JEDEC_ID_WINBOND_W25Q64:
|
case JEDEC_ID_WINBOND_W25Q64:
|
||||||
geometry.sectors = 128;
|
geometry.sectors = 128;
|
||||||
geometry.pagesPerSector = 256;
|
geometry.pagesPerSector = 256;
|
||||||
|
|
Loading…
Reference in New Issue