rusefi
/
atbetaflight
mirror of https://github.com/rusefi/atbetaflight.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Added define in target.h for custom PLL_M (mhz for clock input)

This commit is contained in:
blckmn 2016-12-03 20:14:17 +11:00
parent 01968ff207
commit 8667500d89
2 changed files with 8 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/target/COLIBRI/target.h
View File

@ -26,8 +26,7 @@
#define USBD_SERIALNUMBER_STRING "0x8020000"
#endif
#define PLL_M 16
#define PLL_N 336
#define TARGET_XTAL_MHZ 16
#define LED0 PC14
#define LED1 PC13

27
src/main/target/system_stm32f4xx.c
View File

@ -316,6 +316,7 @@
#include "stm32f4xx.h"
#include "system_stm32f4xx.h"
#include "platform.h"
uint32_t hse_value = HSE_VALUE;
@ -354,19 +355,19 @@ uint32_t hse_value = HSE_VALUE;
/******************************************************************************/
/************************* PLL Parameters *************************************/
#if defined(TARGET_XTAL_MHZ)
#define PLL_M TARGET_XTAL_MHZ
#else
#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F469_479xx)
/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
#if defined(COLIBRI)
#define PLL_M 16
#else
#define PLL_M 8
#endif
#elif defined (STM32F446xx)
#define PLL_M 8
#elif defined (STM32F410xx) || defined (STM32F411xE)
#define PLL_M 8
#else
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */
#endif
#if defined(STM32F446xx)
/* PLL division factor for I2S, SAI, SYSTEM and SPDIF: Clock = PLL_VCO / PLLR */
@ -422,22 +423,8 @@ uint32_t hse_value = HSE_VALUE;
/** @addtogroup STM32F4xx_System_Private_Variables
* @{
*/
#if defined(STM32F40_41xxx)
uint32_t SystemCoreClock = 168000000;
#endif /* STM32F40_41xxx */
#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)
uint32_t SystemCoreClock = 180000000;
#endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
#if defined(STM32F401xx)
uint32_t SystemCoreClock = 84000000;
#endif /* STM32F401xx */
#if defined(STM32F410xx) || defined(STM32F411xE)
uint32_t SystemCoreClock = 96000000;
#endif /* STM32F410xx || STM32F401xE */
/* core clock is simply a mhz of PLL_N / PLL_P */
uint32_t SystemCoreClock = (PLL_N / PLL_P) * 1000000;
__I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};