Merge branch 'master' of https://github.com/betaflight/betaflight
This commit is contained in:
commit
ec01c9f179
|
@ -155,6 +155,7 @@ void spiInitDevice(SPIDevice device)
|
||||||
IOConfigGPIOAF(IOGetByTag(spi->mosi), SPI_IO_AF_CFG, spi->af);
|
IOConfigGPIOAF(IOGetByTag(spi->mosi), SPI_IO_AF_CFG, spi->af);
|
||||||
|
|
||||||
if (spi->nss) {
|
if (spi->nss) {
|
||||||
|
IOInit(IOGetByTag(spi->nss), OWNER_SPI_CS, RESOURCE_INDEX(device));
|
||||||
IOConfigGPIOAF(IOGetByTag(spi->nss), SPI_IO_CS_CFG, spi->af);
|
IOConfigGPIOAF(IOGetByTag(spi->nss), SPI_IO_CS_CFG, spi->af);
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
|
@ -164,6 +165,7 @@ void spiInitDevice(SPIDevice device)
|
||||||
IOConfigGPIO(IOGetByTag(spi->mosi), SPI_IO_AF_MOSI_CFG);
|
IOConfigGPIO(IOGetByTag(spi->mosi), SPI_IO_AF_MOSI_CFG);
|
||||||
|
|
||||||
if (spi->nss) {
|
if (spi->nss) {
|
||||||
|
IOInit(IOGetByTag(spi->nss), OWNER_SPI_CS, RESOURCE_INDEX(device));
|
||||||
IOConfigGPIO(IOGetByTag(spi->nss), SPI_IO_CS_CFG);
|
IOConfigGPIO(IOGetByTag(spi->nss), SPI_IO_CS_CFG);
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -69,14 +69,14 @@
|
||||||
|
|
||||||
//#define SDCARD_DETECT_INVERTED
|
//#define SDCARD_DETECT_INVERTED
|
||||||
|
|
||||||
#define SDCARD_DETECT_PIN PB10
|
#define SDCARD_DETECT_PIN PB11
|
||||||
#define SDCARD_DETECT_EXTI_LINE EXTI_Line10
|
#define SDCARD_DETECT_EXTI_LINE EXTI_Line10
|
||||||
#define SDCARD_DETECT_EXTI_PIN_SOURCE EXTI_PinSource10
|
#define SDCARD_DETECT_EXTI_PIN_SOURCE EXTI_PinSource10
|
||||||
#define SDCARD_DETECT_EXTI_PORT_SOURCE EXTI_PortSourceGPIOB
|
#define SDCARD_DETECT_EXTI_PORT_SOURCE EXTI_PortSourceGPIOB
|
||||||
#define SDCARD_DETECT_EXTI_IRQn EXTI15_10_IRQn
|
#define SDCARD_DETECT_EXTI_IRQn EXTI15_10_IRQn
|
||||||
|
|
||||||
#define SDCARD_SPI_INSTANCE SPI2
|
#define SDCARD_SPI_INSTANCE SPI2
|
||||||
#define SDCARD_SPI_CS_PIN SPI2_NSS_PIN
|
#define SDCARD_SPI_CS_PIN PB10
|
||||||
|
|
||||||
// SPI2 is on the APB1 bus whose clock runs at 84MHz. Divide to under 400kHz for init:
|
// SPI2 is on the APB1 bus whose clock runs at 84MHz. Divide to under 400kHz for init:
|
||||||
#define SDCARD_SPI_INITIALIZATION_CLOCK_DIVIDER 256 // 328kHz
|
#define SDCARD_SPI_INITIALIZATION_CLOCK_DIVIDER 256 // 328kHz
|
||||||
|
|
Loading…
Reference in New Issue