rusefi
/
custom-board-bundle-sample-fork-of-rusefi
mirror of https://github.com/rusefi/custom-board-bundle-sample-fork-of-rusefi.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Enable ethernet on one or both nucleo boards #4665

This commit is contained in:
rusefillc 2022-10-16 01:17:34 -04:00
parent 18aea67f6b
commit d3f39f1a70
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
firmware/console/ethernet_console.cpp
View File

@ -83,19 +83,19 @@ static EthernetThread ethernetConsole;
void startEthernetConsole() {
#ifndef STM32H7
// TODO: why does this break H7? I thought the pins were the same?
efiSetPadMode("ethernet", Gpio::A1, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ethernet", Gpio::A2, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ethernet", Gpio::A7, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ETH_RMII_REF_CLK", Gpio::A1, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ETH_MDIO", Gpio::A2, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ETH_RMII_CRS_DV", Gpio::A7, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ethernet", Gpio::C1, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ethernet", Gpio::C4, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ethernet", Gpio::C5, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ETH_MDC", Gpio::C1, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ETH_RMII_RXD0", Gpio::C4, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ETH_RMII_RXD1", Gpio::C5, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ethernet", Gpio::D5, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ETH_RMII_RXD1", Gpio::D5, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ethernet", Gpio::G11, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ethernet", Gpio::G13, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ethernet", Gpio::G14, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ETH_RMII_TX_EN", Gpio::G11, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ETH_RMII_TXD0", Gpio::G13, PAL_MODE_ALTERNATE(0xb));
efiSetPadMode("ETH_RMII_TXD1", Gpio::G14, PAL_MODE_ALTERNATE(0xb));
#endif // STM32H7
ethernetConsole.start();