mirror of https://github.com/rusefi/emfat.git
308 lines
9.1 KiB
C
308 lines
9.1 KiB
C
/**
|
|
******************************************************************************
|
|
* @file usb_bsp.c
|
|
* @author MCD Application Team
|
|
* @version V1.1.0
|
|
* @date 19-March-2012
|
|
* @brief This file is responsible to offer board support package and is
|
|
* configurable by user.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* <h2><center>© Portions COPYRIGHT 2012 STMicroelectronics</center></h2>
|
|
*
|
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
|
* You may not use this file except in compliance with the License.
|
|
* You may obtain a copy of the License at:
|
|
*
|
|
* http://www.st.com/software_license_agreement_liberty_v2
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
/**
|
|
******************************************************************************
|
|
* <h2><center>© Portions COPYRIGHT 2012 Embest Tech. Co., Ltd.</center></h2>
|
|
* @file usb_bsp.c
|
|
* @author CMP Team
|
|
* @version V1.0.0
|
|
* @date 28-December-2012
|
|
* @brief This file is responsible to offer board support package and is
|
|
* configurable by user.
|
|
* Modified to support the STM32F4DISCOVERY, STM32F4DIS-BB and
|
|
* STM32F4DIS-LCD modules.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
|
|
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
|
|
* TIME. AS A RESULT, Embest SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT
|
|
* OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT
|
|
* OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION
|
|
* CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
|
|
******************************************************************************
|
|
*/
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "usb_bsp.h"
|
|
#include "usbd_conf.h"
|
|
|
|
/** @addtogroup STM32_USB_OTG_DEVICE_LIBRARY
|
|
* @{
|
|
*/
|
|
|
|
/** @defgroup USB_BSP
|
|
* @brief This file is responsible to offer board support package
|
|
* @{
|
|
*/
|
|
|
|
/** @defgroup USB_BSP_Private_Defines
|
|
* @{
|
|
*/
|
|
|
|
/*OTG PHY RESET pin state */
|
|
#define OTG_HS_RST_PORT_RCC RCC_AHB1Periph_GPIOB
|
|
#define OTG_HS_RST_PORT GPIOB
|
|
#define OTG_HS_RST_PIN GPIO_Pin_14
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
|
|
/** @defgroup USB_BSP_Private_TypesDefinitions
|
|
* @{
|
|
*/
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
/** @defgroup USB_BSP_Private_Macros
|
|
* @{
|
|
*/
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup USBH_BSP_Private_Variables
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup USBH_BSP_Private_FunctionPrototypes
|
|
* @{
|
|
*/
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup USB_BSP_Private_Functions
|
|
* @{
|
|
*/
|
|
|
|
|
|
/**
|
|
* @brief USB_OTG_BSP_Init
|
|
* Initilizes BSP configurations
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
|
|
void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
|
|
{
|
|
|
|
GPIO_InitTypeDef GPIO_InitStructure;
|
|
#ifdef USE_USB_OTG_FS
|
|
|
|
RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);
|
|
|
|
/* Configure ID DM DP Pins */
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 |
|
|
GPIO_Pin_12;
|
|
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
|
|
GPIO_Init(GPIOA, &GPIO_InitStructure);
|
|
|
|
GPIO_PinAFConfig(GPIOA,GPIO_PinSource11,GPIO_AF_OTG1_FS) ;
|
|
GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;
|
|
|
|
/* Configure ID pin */
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
|
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
|
|
GPIO_Init(GPIOA, &GPIO_InitStructure);
|
|
GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_OTG1_FS) ;
|
|
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
|
|
RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_OTG_FS, ENABLE) ;
|
|
#else // USE_USB_OTG_HS
|
|
|
|
RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOB |
|
|
RCC_AHB1Periph_GPIOC, ENABLE);
|
|
|
|
|
|
GPIO_PinAFConfig(GPIOA,GPIO_PinSource3, GPIO_AF_OTG2_HS) ; // D0
|
|
GPIO_PinAFConfig(GPIOA,GPIO_PinSource5, GPIO_AF_OTG2_HS) ; // CLK
|
|
GPIO_PinAFConfig(GPIOB,GPIO_PinSource0, GPIO_AF_OTG2_HS) ; // D1
|
|
GPIO_PinAFConfig(GPIOB,GPIO_PinSource1, GPIO_AF_OTG2_HS) ; // D2
|
|
GPIO_PinAFConfig(GPIOB,GPIO_PinSource10,GPIO_AF_OTG2_HS) ; // D3
|
|
GPIO_PinAFConfig(GPIOB,GPIO_PinSource11,GPIO_AF_OTG2_HS) ; // D4
|
|
GPIO_PinAFConfig(GPIOB,GPIO_PinSource12,GPIO_AF_OTG2_HS) ; // D5
|
|
GPIO_PinAFConfig(GPIOB,GPIO_PinSource13,GPIO_AF_OTG2_HS) ; // D6
|
|
GPIO_PinAFConfig(GPIOB,GPIO_PinSource5, GPIO_AF_OTG2_HS) ; // D7
|
|
GPIO_PinAFConfig(GPIOC,GPIO_PinSource3, GPIO_AF_OTG2_HS) ; // NXT
|
|
GPIO_PinAFConfig(GPIOC,GPIO_PinSource2, GPIO_AF_OTG2_HS) ; // DIR
|
|
GPIO_PinAFConfig(GPIOC,GPIO_PinSource0, GPIO_AF_OTG2_HS) ; // STP
|
|
|
|
// CLK
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 ;
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
|
GPIO_Init(GPIOA, &GPIO_InitStructure);
|
|
|
|
// D0
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 ;
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
|
|
GPIO_Init(GPIOA, &GPIO_InitStructure);
|
|
|
|
|
|
// D1 D2 D3 D4 D5 D6 D7
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 |
|
|
GPIO_Pin_5 | GPIO_Pin_10 |
|
|
GPIO_Pin_11| GPIO_Pin_12 |
|
|
GPIO_Pin_13 ;
|
|
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
|
|
GPIO_Init(GPIOB, &GPIO_InitStructure);
|
|
|
|
|
|
// STP NXT DIR
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_2 | GPIO_Pin_3;
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
|
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
|
|
|
/* Configure pin for OTG_HOST RST */
|
|
RCC_AHB1PeriphClockCmd(OTG_HS_RST_PORT_RCC, ENABLE);
|
|
|
|
//RST
|
|
GPIO_InitStructure.GPIO_Pin = OTG_HS_RST_PIN ;
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
|
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
|
|
GPIO_Init(OTG_HS_RST_PORT, &GPIO_InitStructure);
|
|
|
|
/* reset the ULPI_PHY */
|
|
GPIO_ResetBits(OTG_HS_RST_PORT, OTG_HS_RST_PIN);
|
|
|
|
USB_OTG_BSP_uDelay(2000);
|
|
|
|
GPIO_SetBits(OTG_HS_RST_PORT, OTG_HS_RST_PIN);
|
|
|
|
RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_OTG_HS |
|
|
RCC_AHB1Periph_OTG_HS_ULPI, ENABLE);
|
|
#endif //USB_OTG_HS
|
|
}
|
|
/**
|
|
* @brief USB_OTG_BSP_EnableInterrupt
|
|
* Enabele USB Global interrupt
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
void USB_OTG_BSP_EnableInterrupt(USB_OTG_CORE_HANDLE *pdev)
|
|
{
|
|
NVIC_InitTypeDef NVIC_InitStructure;
|
|
|
|
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
|
|
#ifdef USE_USB_OTG_HS
|
|
NVIC_InitStructure.NVIC_IRQChannel = OTG_HS_IRQn;
|
|
#else
|
|
NVIC_InitStructure.NVIC_IRQChannel = OTG_FS_IRQn;
|
|
#endif
|
|
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
|
|
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
|
|
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
|
NVIC_Init(&NVIC_InitStructure);
|
|
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED
|
|
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
|
|
NVIC_InitStructure.NVIC_IRQChannel = OTG_HS_EP1_OUT_IRQn;
|
|
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
|
|
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
|
|
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
|
NVIC_Init(&NVIC_InitStructure);
|
|
|
|
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
|
|
NVIC_InitStructure.NVIC_IRQChannel = OTG_HS_EP1_IN_IRQn;
|
|
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
|
|
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
|
|
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
|
NVIC_Init(&NVIC_InitStructure);
|
|
#endif
|
|
}
|
|
/**
|
|
* @brief USB_OTG_BSP_uDelay
|
|
* This function provides delay time in micro sec
|
|
* @param usec : Value of delay required in micro sec
|
|
* @retval None
|
|
*/
|
|
void USB_OTG_BSP_uDelay (const uint32_t usec)
|
|
{
|
|
uint32_t count = 0;
|
|
const uint32_t utime = (120 * usec);
|
|
do
|
|
{
|
|
if (++count > utime)
|
|
{
|
|
return ;
|
|
}
|
|
}
|
|
while (1);
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief USB_OTG_BSP_mDelay
|
|
* This function provides delay time in milli sec
|
|
* @param msec : Value of delay required in milli sec
|
|
* @retval None
|
|
*/
|
|
void USB_OTG_BSP_mDelay (const uint32_t msec)
|
|
{
|
|
USB_OTG_BSP_uDelay(msec * 1000);
|
|
}
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/********* Portions COPYRIGHT 2012 Embest Tech. Co., Ltd.*****END OF FILE******/
|