rusefi-1/hardware/Breakout_10pin_Migration-Board/pin_board_1.pro

49 lines
922 B
Prolog
Raw Normal View History

2016-02-24 06:03:15 -08:00
update=2/23/2016 7:30:55 PM
2015-07-10 06:01:56 -07:00
version=1
2016-02-24 06:03:15 -08:00
last_client=kicad
2015-07-10 06:01:56 -07:00
[general]
version=1
2016-02-24 06:03:15 -08:00
[cvpcb]
version=1
NetIExt=net
[cvpcb/libraries]
EquName1=devcms
2015-07-10 06:01:56 -07:00
[eeschema]
version=1
2016-02-24 06:03:15 -08:00
LibDir=../rusefi_lib
2015-07-10 06:01:56 -07:00
[eeschema/libraries]
LibName1=power
LibName2=device
LibName3=conn
2016-02-24 06:03:15 -08:00
LibName4=../rusefi_lib/art-electro-conn_2
LibName5=../rusefi_lib/KICAD_Older_Version
[schematic_editor]
2015-07-10 06:01:56 -07:00
version=1
2016-02-24 06:03:15 -08:00
PageLayoutDescrFile=../rusefi_lib/Border.kicad_wks
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=
SpiceForceRefPrefix=0
SpiceUseNetNumbers=0
LabSize=60
[pcbnew]
version=1
PageLayoutDescrFile=../rusefi_lib/Border.kicad_wks
LastNetListRead=
PadDrill=2.54
PadDrillOvalY=2.54
PadSizeH=3.048
PadSizeV=3.048
PcbTextSizeV=1
PcbTextSizeH=1
PcbTextThickness=0.3
ModuleTextSizeV=1
ModuleTextSizeH=1
ModuleTextSizeThickness=0.15
SolderMaskClearance=0
SolderMaskMinWidth=0
DrawSegmentWidth=0.2
BoardOutlineThickness=0.15
ModuleOutlineThickness=0.15