rusefi-1/hardware/CJ125_board/O2_input_CJ125.pro

43 lines
888 B
Prolog
Raw Normal View History

2020-05-02 06:51:01 -07:00
update=5/2/2020 9:40:09 AM
2015-09-12 08:01:13 -07:00
version=1
2016-02-04 10:01:47 -08:00
last_client=kicad
2015-09-12 08:01:13 -07:00
[cvpcb]
version=1
NetIExt=net
[cvpcb/libraries]
EquName1=devcms
[general]
version=1
2018-01-23 05:52:10 -08:00
[pcbnew]
version=1
PageLayoutDescrFile=C:/Users/Vista_64_D630/Desktop/Jared/code/Hardware/trunk/rusefi.com/rusefi_lib/Border.kicad_wks
LastNetListRead=O2_input_CJ125.net
PadDrill=1.00076
PadDrillOvalY=1.00076
PadSizeH=1.99898
PadSizeV=1.99898
PcbTextSizeV=1.016
PcbTextSizeH=1.016
PcbTextThickness=0.127
ModuleTextSizeV=0.508
ModuleTextSizeH=0.508
ModuleTextSizeThickness=0.127
SolderMaskClearance=0.2
SolderMaskMinWidth=0
DrawSegmentWidth=0.127
BoardOutlineThickness=0.127
ModuleOutlineThickness=0.254
2020-05-02 06:51:01 -07:00
[eeschema]
version=1
LibDir=
2016-02-04 10:01:47 -08:00
[schematic_editor]
version=1
2020-05-02 06:51:01 -07:00
PageLayoutDescrFile=../rusefi_lib/Border.kicad_wks
2016-02-04 10:01:47 -08:00
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
2016-07-03 07:01:54 -07:00
NetFmtName=Pcbnew
2020-05-02 06:51:01 -07:00
SpiceAjustPassiveValues=0
2016-02-04 10:01:47 -08:00
LabSize=60
2020-05-02 06:51:01 -07:00
ERC_TestSimilarLabels=1